
EM78F564N/F664N

**8-Bit
Microcontroller**

**Product
Specification**

DOC. VERSION 2.3


ELAN MICROELECTRONICS CORP.

May 2013



Trademark Acknowledgments:

IBM is a registered trademark and PS/2 is a trademark of IBM.
Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo  are trademarks of ELAN Microelectronics Corporation.

Copyright © 2009~2013 by **ELAN Microelectronics Corporation**

All Rights Reserved

Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



ELAN MICROELECTRONICS CORPORATION**Headquarters:**

No. 12, Innovation 1st Road
Hsinchu Science Park
Hsinchu, TAIWAN 30076
Tel: +886 3 563-9977
Fax: +886 3 563-9966
webmaster@emc.com.tw
<http://www.emc.com.tw>

Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd.
Flat A, 19F., World Tech Centre
95 How Ming Street, Kwun Tong
Kowloon, HONG KONG
Tel: +852 2723-3376
Fax: +852 2723-7780

USA:

Elan Information Technology Group (U.S.A.)
PO Box 601
Cupertino, CA 95015
U.S.A.
Tel: +1 408 366-8225
Fax: +1 408 366-8225

Korea:**Elan Korea Electronics Company, Ltd.**

301 Dong-A Building
632 Kojan-Dong, Namdong-ku
Incheon City, KOREA
Tel: +82 32 814-7730
Fax: +82 32 813-7730

Shenzhen:**Elan Microelectronics Shenzhen, Ltd.**

8A Floor, Microprofit Building
Gaoxin South Road 6
Shenzhen Hi-tech Industrial Park
South Area, Shenzhen
CHINA 518057
Tel: +86 755 2601-0565
Fax: +86 755 2601-0500
elan-sz@elanic.com.cn

Shanghai:**Elan Microelectronics Shanghai, Ltd.**

6F, Ke Yuan Building
No. 5 Bibo Road
Zhangjiang Hi-Tech Park
Shanghai, CHINA 201203
Tel: +86 21 5080-3866
Fax: +86 21 5080-4600
elan-sh@elanic.com.cn

Contents

1	General Description	1
2	Features	1
3	Pin Assignment	2
4	Pin Description	3
5	Block Diagram	5
6	Functional Description	6
6.1	Operational Registers.....	6
6.1.1	R0 (Indirect Addressing Register).....	6
6.1.2	R1 (Timer Clock/Counter).....	6
6.1.3	R2 (Program Counter and Stack).....	6
6.1.4	R3 (Status Register).....	9
6.1.5	R4 (RAM Select Register).....	9
6.1.6	Bank 0 R5 ~ R8 (Port 5 ~ Port 8).....	9
6.1.7	Bank 0 R9 (TBLP : Table Point Register for instruction TBRD).....	9
6.1.8	Bank 0 RA (Wake-up Control Register).....	10
6.1.9	Bank 0 RB (EEPROM Control Register, only for EM78F664N).....	11
6.1.10	Bank 0 RC (256 Bytes EEPROM Address, only for EM78F664N).....	11
6.1.11	Bank 0 RD (256 Bytes EEPROM Data, only for EM78F664N).....	11
6.1.12	Bank 0 RE (Mode Select Register).....	12
6.1.13	Bank 0 RF (Interrupt Status Register 1).....	14
6.1.14	R10 ~ R3F.....	14
6.1.15	Bank 1 R5 TC1CR (Timer 1 Control).....	15
6.1.16	Bank 1 R6 TCR1DA (Timer 1 Data Buffer A).....	17
6.1.17	Bank 1 R7 TCR1DB (Timer 1 Data Buffer B).....	18
6.1.18	Bank 1 R8 TC2CR (Timer 2 Control).....	18
6.1.19	Bank 1 R9 TC2DH (Timer 2 High Byte Data Buffer).....	23
6.1.20	Bank 1 RA TC2DL (Timer 2 Low Byte Data Buffer).....	23
6.1.21	Bank 1 RB SPIS (SPI Status Register).....	23
6.1.22	Bank 1 RC SPIC (SPI Control Register).....	24
6.1.23	Bank 1 RD SPIRB (SPI Read Buffer).....	25
6.1.24	Bank 1 RE SPIWB (SPI Write Data Buffer).....	25
6.1.25	Bank 1 RF (Interrupt Status Register 2).....	25
6.1.26	Bank 2 R5 AISR (ADC Input Select Register).....	26
6.1.27	Bank 2 R6 ADCON (A/D Control Register).....	27
6.1.28	Bank 2 R7 ADOC (A/D Offset Calibration Register).....	28
6.1.29	Bank 2 R8 ADDH (AD High 8-Bit Data Buffer).....	28
6.1.30	Bank 2 R9 ADDL (AD Low 2-Bit Data Buffer).....	28
6.1.31	Bank 2 RA URC1 (UART Control 1).....	29
6.1.32	Bank 2 RB URC2 (UART Control 2).....	29

6.1.33	Bank 2 RC URS (UART Status).....	30
6.1.34	Bank 2 RD URRD (UART_RD Data Buffer).....	31
6.1.35	Bank 2 RE URTD (UART_TD Data Buffer).....	31
6.1.36	Bank 2 RF (Pull-high Control Register 1)	31
6.1.37	Bank 3 R5 (TMRCON: Timer A and Timer B Control Register)	31
6.1.38	Bank 3 R6 (TBHP: Table Point Register for Instruction TBRD)	32
6.1.39	Bank 3 R7 (CMPCON: Comparator 2 Control Register and PWMA/B Control Register).....	32
6.1.40	Bank 3 R8 (PWMCON: PWMA/B Lower 2 Bits of the Period and Duty Control Register).....	33
6.1.41	Bank 3 R9 (PRDAH: Most Significant Byte of PWMA)	33
6.1.42	Bank 3 RA (DTAH: Most Significant Byte of PWMA Duty Cycle).....	33
6.1.43	Bank 3 RB (PRDBH: Most Significant Byte of PWMB).....	33
6.1.44	Bank 3 RC (DTBH: Least Significant Byte of PWMB Duty Cycle).....	33
6.1.45	Bank 3 RD TC3CR (Timer 3 Control).....	34
6.1.46	Bank 3 RE TC3D (Timer 3 Data Buffer).....	36
6.1.47	Bank 3 RF (Pull-down Control Register 1).....	36
6.2	Special Function Registers	37
6.2.1	A (Accumulator).....	37
6.2.2	CONT (Control Register).....	37
6.2.3	IOC5 ~ IOC8 (I/O Port Control Register)	38
6.2.4	IOC9.....	38
6.2.5	IOCA (WDT Control Register).....	38
6.2.6	IOCB (Pull-down Control Register 2).....	39
6.2.7	IOCC (Open-drain Control Register).....	39
6.2.8	IOCD (Pull-high Control Register 2).....	40
6.2.9	IOCE (Interrupt Mask Register 2)	40
6.2.10	IOCF (Interrupt Mask Register 1).....	41
6.3	TCC/WDT and Prescaler.....	42
6.4	I/O Ports	43
6.5	Reset and Wake-up.....	46
6.5.1	Reset.....	46
6.5.2	Status of T and P of the Status Register	61
6.6	Interrupt.....	63
6.7	Data EEPROM (Only for EM78F664N)	64
6.7.1	Data EEPROM Control Register	65
6.7.1.1	RB (EEPROM Control Register).....	65
6.7.1.2	RC (256 Bytes EEPROM Address)	65
6.7.1.3	RD (256 Bytes EEPROM Data)	66
6.7.2	Programming Steps / Example Demonstration.....	66
6.7.2.1	Programming Step	66
6.7.2.2	Example Demonstration Programs.....	66

6.8	Analog-to-Digital Converter (ADC)	67
6.8.1	ADC Control Register (AISR/R5, ADCON/R6, ADOC/R7)	67
6.8.1.1	Bank 2 R5 AISR (ADC Input Select Register)	67
6.8.1.2	Bank 2 R6 ADCON (A/D Control Register)	68
6.8.1.3	Bank 2 R7 ADOC (A/D Offset Calibration Register)	69
6.8.2	ADC Data Buffer (ADDH, ADDL/R8, R9)	70
6.8.3	A/D Sampling Time	70
6.8.4	A/D Conversion Time	70
6.8.5	A/D Operation during Sleep Mode	71
6.8.6	Programming Steps/Considerations	71
6.8.6.1	Programming Steps	71
6.8.6.2	Demonstration Programs	72
6.9	Dual Set of PWM (Pulse Width Modulation)	74
6.9.1	Overview	74
6.9.2	Increment Timer Counter (TMRX: TMRAH/L or TMRBH/L)	75
6.9.3	PWM Period (PRDX : PRDA or PRDB)	75
6.9.4	PWM Duty Cycle (DTX: DTA or DTB)	75
6.9.5	Comparator X	76
6.9.6	PWM Programming Procedures/Steps	76
6.9.7	Timer Mode	76
6.9.7.1	Overview	76
6.9.7.2	Functional Description	77
6.9.7.3	Programming the Related Registers	78
6.9.7.4	Timer Programming Procedures/Steps	78
6.10	Timer/Counter 1	78
6.11	Timer/Counter 2	80
6.12	Timer/Counter 3	82
6.13	Comparator	83
6.13.1	External Reference Signal	84
6.13.2	Comparator Outputs	84
6.13.3	Interrupt	84
6.13.4	Wake-up from Sleep Mode	85
6.14	UART	85
6.14.1	Bank 2 RA URC1 (UART Control 1)	85
6.14.2	Bank 2 RB URC2 (UART Control 2)	86
6.14.3	Bank 2 RC URS (UART Status)	86
6.14.4	Bank 2 RD URRD (UART_RD Data Buffer)	87
6.14.5	Bank 2 RE URTD (UART_TD Data Buffer)	87
6.14.6	UART Mode	88
6.14.7	Transmission	88
6.14.8	Receiving	89
6.14.9	Baud Rate Generator	89



6.15	SPI.....	90
6.15.1	Overview and Features.....	90
6.15.2	SPI Function Description	92
6.15.3	SPI Signal and Pin Description.....	93
6.15.4	Programming the Related Registers.....	95
6.15.5	SPI Mode Timing.....	98
6.15.6	SPI Software Application.....	99
6.16	Oscillator	101
6.16.1	Oscillator Modes	101
6.16.2	Crystal Oscillator/Ceramic Resonators (Crystal)	102
6.16.3	External RC Oscillator Mode.....	103
6.16.4	Internal RC Oscillator Mode.....	104
6.17	Code Option Register.....	105
6.17.1	Code Option Register (Word 0)	105
6.17.2	Code Option Register (Word 1)	107
6.17.3	Customer ID Register (Word 2)	108
6.18	Power-on Considerations	108
6.19	External Power-on Reset Circuit	108
6.20	Residue-Voltage Protection	109
6.21	Instruction Set	110
7	Timing Diagram	114
8	Absolute Maximum Ratings	115
9	DC Electrical Characteristics	115
10	AC Electrical Characteristics	139

APPENDIX

A	Package Type.....	140
B	Packaging Configuration.....	141
B.1	EM78Fx64NK24	141
B.2	EM78Fx64NSO24	142
B.3	EM78Fx64NK28	143
B.4	EM78Fx64NSO28	144
B.5	EM78Fx64NQN32	145
C	Quality Assurance and Reliability	146
C.1	Address Trap Detect.....	146


Specification Revision History

Doc. Version	Revision Description	Date
1.0	Initial release version	2009/01/08
1.1	<ol style="list-style-type: none"> 1. Showed the difference between EM78F664N and ICE652N, particularly on the TCC function. 2. Modified the DC Electrical Characteristics. 	2009/06/03
2.0	<ol style="list-style-type: none"> 1. Deleted ICE652N information and PAGE instruction. 2. Added CPU operation with Green/Idle mode, LCALL/LJMP/TBRD instructions. 3. Indicated the use of ICE660N to simulate EM78F664N. 	2009/09/08
2.1	<ol style="list-style-type: none"> 1. Redefined CPU Operation Mode information. 2. Added IRC mode selection information on Bank1 R8<7,6> and Word1<12>. 3. Added Comparison between V/U-Package Versions. 	2009/11/20
2.2	<ol style="list-style-type: none"> 1. Revised the format of the Pin Description and Wake-up signal table. 2. Added Device Characteristics. 3. Combined the Specs of EM78F564N and EM78F664N. 	2010/04/07
2.3	<ol style="list-style-type: none"> 1. Modified the maximum supportable baud rate of the SPI function. 2. Added LVR specifications. 	2013/05/07


Comparison between V/U-Package Versions

Item	EM78Fx64N-V	EM78Fx64N-U
Version	Older	Newer
16 MHz Operating Temperature @ VDD = 5V	-40°C ~ 50°C	-40°C ~ 85°C
85°C Operating Frequency @ VDD = 5V	14.318 MHz	16 MHz
Register Changes IRC Frequency	×	○

Note: “○” = function is available if enabled “×” = function is not available



EM78Fx64N-V Package



EM78Fx64N-U Package



1 General Description

The EM78F64N are 8-bit microprocessors designed and developed with low-power, high-speed CMOS technology and high noise immunity. They have on-chip 4K×13-bit Electrical Flash Memory and the EM78F664N has 256×8-bit In-System Programmable EEPROM. It provides three protection bits to prevent intrusion of user's Flash memory code. Twelve Code option bits are also available to meet user's requirements.

With its enhanced Flash-ROM features, the EM78F64N provide a convenient way of developing and verifying user's programs. Moreover, this Flash-ROM device offers the advantages of easy and effective program updates, using development and programming tools. Users can avail of the ELAN Writer to easily program his development code.

2 Features

- CPU configuration
 - 4K×13 bits on-chip Flash memory
 - 144×8 bits on-chip registers (SRAM)
 - 256 bytes in-system programmable EEPROM (Only for EM78F664N)
 - *Endurance: 1,000,000 write/erase cycles
 - More than 10 years data retention
 - 8-level stacks for subroutine nesting
 - 3 programmable Level Voltage Reset
LVR : 4.1V, 3.7V, 2.7V
 - Less than 1.5 mA at 5V / 4 MHz
 - Typically 20 μ A, at 3V / 32kHz
 - Typically 1.5 μ A, during sleep mode
- I/O port configuration
 - 4 bidirectional I/O ports: P5, P6, P7 and P8
 - 25 I/O pins
 - Wake-up port : P6
 - High sink port : P6
 - 14 programmable pull-high I/O pins
 - 14 programmable pull-down I/O pins
 - 8 programmable open-drain I/O pins
 - External interrupt with Wake-up : P60
- Operating voltage range
 - 2.5V~5.5V at -40°C~85°C (Industrial)
 - 2.3V~5.5V at 0°C~70°C (Commercial)
- Operating frequency range (base on two clocks)
 - Crystal mode : DC~16MHz @ 4.5V~5.5V; DC~8MHz @ 3V~5.5V ; DC~4MHz @ 2.3V~5.5V
 - ERC mode : DC~16MHz @ 4.5V~5.5V ; DC~8MHz @ 3V~5.5V ; DC~4MHz @ 2.3V~5.5V
 - IRC mode : DC~16MHz @ 4.5V~5.5V ; DC~4MHz @ 2.3V~5.5V
- Fourteen available interrupts
 - Internal interrupt : 11
 - External interrupt : 3
- 8 channels Analog-to-Digital Converter with 10-bit resolution
- One set of comparator (offset voltage: smaller than 10 mV)
- Two channels Pulse Width Modulation (PWM) with 10-bit resolution
- Two 8-bit Timer/Counter
 - TC1 : Timer/Counter/Capture
 - TC3 : Timer/Counter/PDO (Programmable Divider Output)/PWM (Pulse Width Modulation)
- One 16-bit Timer/Counter
 - TC2 : Timer/Counter/Window
- Serial transmitter/receiver interface
 - Serial Peripheral Interface (SPI): Three-wire synchronous communication
 - Universal Asynchronous Receiver/Transmitter (UART)
- Peripheral configuration
 - 8-bit Real Time Clock/Counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
 - External interrupt input pin
 - 2/4/8/16 clocks per instruction cycle selected by code option
 - Power down (Sleep) mode
 - High EFT immunity
- Single instruction cycle commands
- Special Features
 - Programmable free running Watchdog Timer
 - Power-on voltage detector available (2.0V ~ 2.2V)
- Package Type:
 - 24-pin skinny DIP 300 mil : EM78F64NK24J/S
 - 24-pin SOP 300 mil : EM78F64NSO24J/S
 - 28-pin skinny DIP 300 mil : EM78F64NK28J/S
 - 28-pin SOP 300 mil : EM78F64NSO28J/S
 - 32-pin QFN 5×5 mm : EM78F64NQ32J/S

Internal RC Frequency	Drift Rate			
	Temperature (-40°C~85°C)	Voltage (2.5V~5.5V)	Process	Total
4 MHz	± 3%	± 5%	± 2.5%	± 10.5%
16 MHz	± 3%	± 5%	± 2.5%	± 10.5%
8 MHz	± 3%	± 5%	± 2.5%	± 10.5%
455kHz	± 3%	± 5%	± 2.5%	± 10.5%

Note: These are all Green products which do not contain hazardous substances.

3 Pin Assignment

(1) 24-Pin SKDIP/SOP




Figure 3-1 24-pin EM78Fx64N

(2) 28-Pin SKDIP/SOP




Figure 3-2 28-pin EM78Fx64N

(3) 32-Pin QFN




Figure 3-3 32-pin EM78Fx64N



4 Pin Description

Name	Function	Input Type	Output Type	Description
P50/VREF//SS	P50	ST	CMOS	Bidirectional I/O pin with programmable pull-down
	VREF	AN	–	ADC external voltage reference
	/SS	ST	–	SPI slave select pin
P51/TX/SO	P51	ST	CMOS	Bidirectional I/O pin with programmable pull-down
	TX	–	CMOS	UART TX output
	SO	–	CMOS	SPI serial data output
P52/RX/SI	P52	ST	CMOS	Bidirectional I/O pin with programmable pull-down
	RX	ST	–	UART RX input
	SI	ST	–	SPI serial data input
P53/SCK	P53	ST	CMOS	Bidirectional I/O pin with programmable pull-down
	SCK	ST	CMOS	SPI serial clock input/output
P54/OSCO/RCOUT	P54	ST	CMOS	Bidirectional I/O pin
	OSCO	–	XTAL	Clock output of crystal/resonator oscillator
	RCOUT	–	CMOS	Clock output of internal RC oscillator Clock output of external RC oscillator (open-drain)
P55/OSCI/ERCin	P55	ST	CMOS	Bidirectional I/O pin
	OSCI	XTAL	–	Clock input of crystal/resonator oscillator
	ERCin	AN	–	External RC input pin
P56/TC2	P56	ST	CMOS	Bidirectional I/O pin
	TC2	ST	–	Timer 2 clock input
P57/TC3/PDO	P57	ST	CMOS	Bidirectional I/O pin
	TC3	ST	–	Timer 3 clock input
	PDO	–	CMOS	Programmable Divider Output
P60/AD0//INT	P60	ST	CMOS	Bidirectional I/O pin with programmable pull-down, pull-high, open-drain, and pin change wake-up
	AD0	AN	–	ADC Input 0
	/INT	ST	–	External interrupt pin
P61/AD1	P61	ST	CMOS	Bidirectional I/O pin with programmable pull-down, pull-high, open-drain, and pin change wake-up
	AD1	AN	–	ADC Input 1
P62/AD2	P62	ST	CMOS	Bidirectional I/O pin with programmable pull-down, pull-high, open-drain, and pin change wake-up
	AD2	AN	–	ADC Input 2