



Identification

DTM64614A 1Gx72
8GB 2Rx8 EP3L-12800U-11-11-D0

Performance range

Clock / Module Speed / CL-t_{RCD} -t_{RP}

800 MHz / PC3-12800 / 11-11-11
667 MHz / PC3-10600 / 10-10-10
667 MHz / PC3-10600 / 9-9-9
533 MHz / PC3-8500 / 8-8-8
533 MHz / PC3-8500 / 7-7-7
400 MHz / PC3-6400 / 6-6-6

Features

204-pin SO-DIMM. Dual-sided assembly 67.60 mm [2.661"] wide by 30.0 mm [1.181"] high

Operating Voltage: VDD = VDDQ = +1.35V (1.283V to 1.45V)

Backward-compatible to VDD = VDDQ = +1.5V ±0.075V

I/O Type: SSTL_15

On-board I²C temperature sensor with integrated Serial Presence-Detect (SPD) EEPROM

Data Transfer Rate: 12.8 Gigabytes/sec

Data Bursts: 8 and burst chop 4 mode

ZQ Calibration for Output Driver and On-Die Termination (ODT)

Programmable ODT / Dynamic ODT during Writes

Programmable CAS Latency: 6, 7, 8, 9, 10 and 11

Bi-directional Differential Data Strobe signals

SDRAM Addressing (Row/Col/Bank): 16/10/3

Fully RoHS Compliant

Description

DTM64614A is an Unbuffered DDR3 1Gx72 memory module with ECC bits. The assembly is comprised of two Ranks. Each Rank is comprised of nine 512Mx8 DDR3 Hynix SDRAMs. One 2K-bit EEPROM with thermal sensor is used for Serial Presence Detect.

A thermal sensor accurately monitors the DIMM module and can prevent exceeding the maximum operating temperature of 95C.

Both output driver strength and input termination impedance are programmable to maintain signal integrity on the I/O signals.


The assembly is a Small Outline Dual In-line Memory Module intended for mounting into 204-pin edge connector sockets.

Pin Configuration


Pin Description

Front Side				Back Side				Name	Function
1 V _{REFDQ}	53 V _{SS}	103 A3	155 V _{SS}	2 V _{SS}	54 DQ28	104 A4	156 DQ55	CB[7:0]	Data Check Bits
3 V _{SS}	55 DQ24	105 A1	157 DM5	4 DQ4	56 DQ29	106 A2	158 V _{SS}	DQ[63:0]	Data Bits
5 DQ0	57 DQ25	107 A0	159 DQ42	6 DQ5	58 V _{SS}	108 BA1	160 DQ46	DQS[8:0], /DQS[8:0]	Differential Data Strobes
7 DQ1	59 DM3	109 V _{DD}	161 DQ43	8 V _{SS}	60 /DQS3	110 V _{DD}	162 DQ47	DM[8:0]	Data Mask
9 V _{SS}	61 V _{SS}	111 CK0	163 V _{SS}	10/DQS0	62 DQS3	112 CK1	164 V _{SS}	CK[1:0], /CK[1:0]	Differential Clock Inputs
11 DM0	63 DQ26	113 /CK0	165 DQ48	12 DQS0	64 V _{SS}	114 /CK1	166 DQ52	CKE[1:0]	Clock Enables
13 DQ2	65 DQ27	115 V _{DD}	167 DQ49	14 V _{SS}	66 DQ30	116 V _{DD}	168 DQ53	/CAS	Column Address Strobe
15 DQ3	67 V _{SS}	117 A10/AP	169 V _{SS}	16 DQ6	68 DQ31	118 /CS3/NC	170 V _{SS}	/RAS	Row Address Strobe
17 V _{SS}	69 CB0	119 BA0	171 /DQS6	18 DQ7	70 V _{SS}	120 /CS2/NC	172 DM6	/CS[3:0]	Chip Selects
19 DQ8	71 CB1	121 /WE	173 DQS6	20 V _{SS}	72 CB4	122 /RAS	174 DQ54	/WE	Write Enable
21 DQ9	73 V _{SS}	123 V _{DD}	175 V _{SS}	22 DQ12	74 CB5	124 V _{DD}	176 DQ55	A[14:0]	Address Inputs
23 V _{SS}	75 /DQS8	125 /CAS	177 DQ50	24 DQ13	76 DM8	126 ODT0	178 V _{SS}	BA[2:0]	Bank Addresses
25 /DQS1	77 DQS8	127 /CS0	179 DQ51	26 V _{SS}	78 V _{SS}	128 ODT1	180 DQ60	A12/BC	Combination input: Addr12/Burst Chop
27 DQS1	79 V _{SS}	129 /CS1	181 V _{SS}	28 DM1	80 CB6	130 A13	182 DQ61	A10/AP	Combination input: Addr10/Auto-precharge
29 V _{SS}	81 CB2	131 V _{DD}	183 DQ56	30 /RESET	82 CB7	132 V _{DD}	184 V _{SS}	ODT[1:0]	On Die Termination Inputs
31 DQ10	83 CB3	133 DQ32	185 DQ57	32 V _{SS}	84 V _{REFCA}	134 DQ36	186 /DQS7	SA[1:0]	SPD Address
33 DQ11	85 V _{DD}	135 DQ33	187 V _{SS}	34 DQ14	86 V _{DD}	136 DQ37	188 DQS7	SCL	SPD Clock Input
35 V _{SS}	87 CKE0	137 V _{SS}	189 DM7	36 DQ15	88 A15	138 V _{SS}	190 V _{SS}	SDA	SPD Data Input/Output
37 DQ16	89 CKE1	139 /DQS4	191 DQ58	38 V _{SS}	90 A14	140 DM4	192 DQ62	/EVENT	Temperature Sensing
39 DQ17	91 BA2	141 DQS4	193 DQ59	40 DQ20	92 A9	142 DQ38	194 DQ63	V _{SS}	Ground
41 V _{SS}	93 V _{DD}	143 V _{DD}	195 V _{SS}	42 DQ21	94 V _{DD}	144 DQ39	196 V _{SS}	V _{DD}	Power
43 /DQS2	95 A12/ /BC	145 DQ34	197 SA0	44 DM2	96 A11	146 V _{SS}	198 /EVENT	V _{DDSPD}	SPD EEPROM Power
45 DQS2	97 A8	147 DQ35	199 V _{DDSPD}	46 V _{SS}	98 A7	148 DQ44	200 SDA	V _{REFDQ}	Reference Voltage for DQ
47 V _{SS}	99 A5	149 V _{SS}	201 SA1	48 DQ22	100 A6	150 DQ45	202 SCL	V _{REFCA}	Reference Voltage for CA
49 DQ18	101 V _{DD}	151 DQ40	203 V _{TT}	50 DQ23	102 V _{DD}	152 V _{SS}	204 V _{TT}	V _{TT}	Termination Voltage
51 DQ19	A7	153 DQ41	52 V _{SS}	54 DQ28	104 A4	154 /DQS5	NC	NC	No Connection


Front view



Back view




Side view





Notes

Tolerances on all dimensions except where otherwise indicated are ± 0.13 (.005).

All dimensions are expressed: millimeters [inches]




All 15 OHMS



GLOBAL SDRAM CONNECTS





All 36 OHMS



All 36 OHMS



All 240 OHMS



Absolute Maximum Ratings

(Note: Operation at or above Absolute Maximum Ratings can adversely affect module reliability.)

PARAMETER	Symbol	Minimum	Maximum	Unit
Temperature, non-Operating	T _{STORAGE}	-55	100	C
Module Ambient Temperature, Operating	T _A	0	85	C
DRAM Case Temperature, Operating	T _{CASE}	0	95	C
Voltage on V _{DD} relative to V _{SS}	V _{DD}	-0.4	1.975	V
Voltage on Any Pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	1.975	V

Notes:

DRAM Operating Case Temperature above 85C requires 2X refresh.

Recommended DC Operating Conditions (T_A = 0 to 70 C, Voltage referenced to V_{SS} = 0 V)

PARAMETER	Symbol	Operation Voltage	Minimum	Typical	Maximum	Unit	Note
Power Supply Voltage	V _{DD}	1.35V	1.283	1.35	1.4500	V	
		1.5V	1.425	1.5	1.575		
I/O Reference Voltage	V _{REFDQ}	1.35V	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1
		1.5V					
I/O Reference Voltage	V _{REFCA}	1.35V	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1
		1.5V					

Notes:

The value of V_{REF} is expected to equal one-half V_{DD} and to track variations in the V_{DD} DC level. Peak-to-peak noise on V_{REF} may not exceed ±1% of its DC value. For Reference V_{DD}/2 ± 15 mV.

DC Input Logic Levels, Single-Ended (T_A = 0 to 70 C, Voltage referenced to V_{SS} = 0 V)

PARAMETER	Symbol	Operation Voltage	Minimum	Maximum	Unit
Logical High (Logic 1)	V _{IH(DC)}	1.35V	V _{REF} + 0.09	V _{DD}	V
		1.5V	V _{REF} + 0.1	V _{DD}	
Logical Low (Logic 0)	V _{IL(DC)}	1.35V	V _{SS}	V _{REF} - 0.09	V
		1.5V	V _{SS}	V _{REF} - 0.1	

AC Input Logic Levels, Single-Ended (T_A = 0 to 70 C, Voltage referenced to V_{SS} = 0 V)

PARAMETER	Symbol	Operation Voltage	Minimum	Maximum	Unit
Logical High (Logic 1)	V _{IH(AC)}	1.35V	V _{REF} + 0.160	-	V
		1.5V	V _{REF} + 0.175	-	
Logical Low (Logic 0)	V _{IL(AC)}	1.35V	-	V _{REF} - 0.160	V
		1.5V	-	V _{REF} - 0.175	

Differential Input Logic Levels ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
Differential Input Logic High	$V_{IH,DIFF}$	+0.200	Note 2	V	
Differential Input Logic Low	$V_{IL,DIFF}$	Note 2	-0.200	V	
Differential Input Cross Point Voltage relative to $V_{DD}/2$	V_{IX}	- 0.150	+ 0.150	V	1

Notes:

- The relation between V_{ix} Min/Max and V_{SEL}/V_{SEH} should satisfy following.
 $(V_{DD}/2) + V_{ix} (Min) - V_{SEL} \geq 25mV$
 $V_{SEH} - ((V_{DD}/2) + V_{ix} (Max)) \geq 25mV$
- These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS# need to be within the respective limits ($V_{IH}(dc)$ max, $V_{IL}(dc)$ min) for single-ended signals as well as the limitations for overshoot and undershoot.

Capacitance ($T_A = 25$ C, $f = 100$ MHz)

PARAMETER	Pin	Symbol	Minimum	Maximum	Unit
Input Capacitance, Clock	CK0, /CK0, CK1, /CK1	C_{CK}	10.5	15.9	pF
Input Capacitance, Address	BA[2:0], A[15:0], /RAS, /CAS, /WE	C_I	13.5	23.4	pF
Input Capacitance Control	/CS0, /CS1, CKE0, CKE1, ODT0, ODT1	C_I	6.75	11.7	pF
Input/Output Capacitance	DQ[63:0], CB[7:0] DQS[8:0], /DQS[8:0], DM[8:0]	C_{IO}	3	5	pF

DC Characteristics ($T_A = 0$ to 70 C, Voltage referenced to $V_{SS} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
Input Leakage Current (Any input 0 V < V_{IN} < V_{DD})	I_{IL}	-18	+18	μA	1,2
Output Leakage Current (0 V < V_{OUT} < V_{DDQ})	I_{OL}	-10	+10	μA	2,3

Notes:

- All other pins not under test = 0 V
- Values are shown per pin
- DQ's, DQS, DQS and ODT are disabled

I_{DD} Specifications and Conditions (T_A = 0 to 70 C, Voltage referenced to V_{SS} = 0 V)

PARAMETER	Symbol	Test Condition	Max Value	Unit
Operating One Bank Active-Precharge Current	I _{DD0} *	Operating current : One bank ACTIVATE-to-PRECHARGE	369	mA
Operating One Bank Active-Read-Precharge Current	I _{DD1} *	Operating current : One bank ACTIVATE-to-READ-to-PRECHARGE	432	mA
Precharge Power-Down Current	I _{DD2P} **	Precharge power down current: (Slow exit)	144	mA
Precharge Power-Down Current	I _{DD2P} **	Precharge power down current: (Fast exit)	216	mA
Precharge Quiet Standby Current	I _{DD2Q} **	Precharge quiet standby current	306	mA
Precharge Standby Current	I _{DD2N} **	Precharge standby current	306	mA
Active Power-Down Current	I _{DD3P} **	Active power-down current	324	mA
Active Standby Current	I _{DD3N} **	Active standby current	468	mA
Operating Burst Write Current	I _{DD4W} *	Burst write operating current	882	mA
Operating Burst Read Current	I _{DD4R} *	Burst read operating current	837	mA
Burst Refresh Current	I _{DD5} **	Refresh current	3600	mA
Self Refresh Current	I _{DD6} **	Self-refresh temperature current: MAX T _c = 85°C	216	mA
Operating Bank Interleave Read Current	I _{DD7} *	All bank interleaved read current	1287	mA

* One module rank in this operation rest in IDD2P slow exit.

** All module ranks in this operation.

AC Operating Conditions

PARAMETER	Symbol	Min	Max	Unit
Internal read command to first data	t_{AA}	13.125	20	ns
CAS-to-CAS Command Delay	t_{CCD}	4	-	t_{CK}
Clock High Level Width	$t_{CH(avg)}$	0.47	0.53	t_{CK}
Clock Cycle Time	t_{CK}	1.25	3.3	ns
Clock Low Level Width	$t_{CL(avg)}$	0.47	0.53	t_{CK}
Data Input Hold Time after DQS Strobe	t_{DH}	45	-	ps
DQ Input Pulse Width	t_{DIPW}	360	-	ps
DQS Output Access Time from Clock	t_{DQSCK}	-225	+225	ps
Write DQS High Level Width	t_{DQSH}	0.45	0.55	$t_{CK(avg)}$
Write DQS Low Level Width	t_{DQSL}	0.45	0.55	$t_{CK(avg)}$
DQS-Out Edge to Data-Out Edge Skew	t_{DQSQ}	-	120	ps
Data Input Setup Time Before DQS Strobe	t_{DS}	10	-	ps
DQS Falling Edge from Clock, Hold Time	t_{DSH}	0.18	-	$t_{CK(avg)}$
DQS Falling Edge to Clock, Setup Time	t_{DSS}	0.18	-	$t_{CK(avg)}$
Address and Command Hold Time after Clock	t_{IH}	120	-	ps
Address and Command Setup Time before Clock	t_{IS}	45	-	ps
Load Mode Command Cycle Time	t_{MRD}	4	-	t_{CK}
DQ-to-DQS Hold	t_{QH}	0.38	-	$t_{CK(avg)}$
Active-to-Precharge Time	t_{RAS}	35	$9 \cdot t_{REFI}$	ns
Active-to-Active / Auto Refresh Time	t_{RC}	48.125	-	ns
RAS-to-CAS Delay	t_{RCD}	13.125	-	ns
Average Periodic Refresh Interval (0 C ≤ T _{CASE} ≤ 85 C)	t_{REFI}	-	7.8	μs
Average Periodic Refresh Interval (85 C < T _{CASE} ≤ 95 C)			3.9	
Auto Refresh Row Cycle Time	t_{RFC}	260	-	ns
Row Precharge Time	t_{RP}	13.125	-	ns
Read DQS Preamble Time	t_{RPRE}	0.9	Note-1	$t_{CK(avg)}$
Read DQS Postamble Time	t_{RPST}	0.3	Note-2	$t_{CK(avg)}$
Row Active to Row Active Delay	t_{RRD}	Max(4nCK, 6ns)	-	ns
Internal Read to Precharge Command Delay	t_{RTP}	Max(4nCK, 7.5ns)	-	ns
Write DQS Preamble Setup Time	t_{WPRE}	0.9	-	$t_{CK(avg)}$
Write DQS Postamble Time	t_{WPST}	0.3	-	$t_{CK(avg)}$
Write Recovery Time	t_{WR}	15	-	ns
Internal Write to Read Command Delay	t_{WTR}	Max(4nCK, 7.5ns)	-	ns

Notes:

- The maximum preamble is bound by $t_{LZDQS}(\min)$
- The maximum postamble is bound by $t_{HZDQS}(\max)$

SERIAL PRESENCE DETECT MATRIX

Byte#	Function.	Value	Hex
0	Number of Bytes Used / Number of Bytes in SPD Device / CRC Coverage.		0x92
	Bit 3 ~ Bit 0. SPD Bytes Used -	176	
	Bit 6 ~ Bit 4. SPD Bytes Total -	256	
	Bit 7. CRC Coverage -	Bytes 0-116	
1	SPD Revision.	Rev. 1.1	0x11
2	Key Byte / DRAM Device Type.	DDR3 SDRAM	0x0B
3	Key Byte / Module Type.		0x08
	Bit 3 ~ Bit 0. Module Type -	72b-SO-UDIMM	
	Bit 7 ~ Bit 4. Reserved -	0	
4	SDRAM Density and Banks.		0x04
	Bit 3 ~ Bit 0. Total SDRAM capacity, in megabits -	4Gb	
	Bit 6 ~ Bit 4. Bank Address Bits -	8 banks	
	Bit 7. Reserved -	0	
5	SDRAM Addressing.		0x21
	Bit 2 ~ Bit 0. Column Address Bits -	10	
	Bit 5 ~ Bit 3. Row Address Bits -	16	
	Bit 7, 6. Reserved	0	
6	Module Nominal Voltage, VDD.		0x02
	Bit 0. NOT 1.5 V operable -		
	Bit 1. 1.35 V operable -	X	
	Bit 2. 1.2X V operable -		
	Bit 3. Reserved -		
	Bit 4. Reserved -		
	Bit 5. Reserved -		
	Bit 6. Reserved -		
7	Module Organization.		0x09
	Bit 2 ~ Bit 0. SDRAM Device Width -	8-Bits	
	Bit 5 ~ Bit 3. Number of Ranks -	2-Rank	
	Bit 7, 6. Reserved	0	
8	Module Memory Bus Width.		0x0B
	Bit 2 ~ Bit 0. Primary bus width, in bits -	64-Bits	
	Bit 4, Bit 3. Bus width extension, in bits -	8-Bits	
	Bit 7 ~ Bit 5. Reserved -	0	
9	Fine Timebase (FTB) Dividend / Divisor.		0x52
	Bit 3 ~ Bit 0. Fine Timebase (FTB) Divisor	2	
	Bit 7 ~ Bit 4. Fine Timebase (FTB) Dividend	5	
10	Medium Timebase (MTB) Dividend.	1 (MTB = 0.125ns)	0x01

11	Medium Timebase (MTB) Divisor.	8 (MTB = 0.125ns)	0x08
12	SDRAM Minimum Cycle Time (tCKmin).	1.25ns	0x0A
13	Reserved.	UNUSED	0x00
14	CAS Latencies Supported, Least Significant Byte.		0xFC
	Bit 0. CL = 4 -		
	Bit 1. CL = 5 -		
	Bit 2. CL = 6 - X		
	Bit 3. CL = 7 - X		
	Bit 4. CL = 8 - X		
	Bit 5. CL = 9 - X		
	Bit 7. CL = 11 - X		
15	CAS Latencies Supported, Most Significant Byte.		0x00
	Bit 0. CL = 12 -		
	Bit 1. CL = 13 -		
	Bit 2. CL = 14 -		
	Bit 3. CL = 15 -		
	Bit 4. CL = 16 -		
	Bit 5. CL = 17 -		
	Bit 6. CL = 18 -		
Bit 7. Reserved.			
16	Minimum CAS Latency Time (tAamin).	13.125ns	0x69
17	Minimum Write Recovery Time (tWRmin).	15.0ns	0x78
18	Minimum RAS# to CAS# Delay Time (tRCDmin).	13.125ns	0x69
19	Minimum Row Active to Row Active Delay Time (tRRDmin).	6.0ns	0x30
20	Minimum Row Precharge Delay Time (tRPmin).	13.125ns	0x69
21	Upper Nibbles for tRAS and tRC.		0x11
	Bit 3 ~ Bit 0. tRAS Most Significant Nibble - 1		
	Bit 7 ~ Bit 4. tRC Most Significant Nibble - 1		
22	Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte.	35.0ns	0x18
23	Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte.	48.125ns	0x81
24	Minimum Refresh Recovery Delay Time (tRFCmin), Least Significant Byte.	260.0ns	0x20
25	Minimum Refresh Recovery Delay Time (tRFCmin), Most Significant Byte.	260.0ns	0x08
26	Minimum Internal Write to Read Command Delay Time (tWTRmin).	7.5ns	0x3C
27	Minimum Internal Read to Precharge Command Delay Time (tRTPmin).	7.5ns	0x3C
28	Upper Nibble for tFAW.		0x00
	Bit 3 ~ Bit 0. tFAW Most Significant Nibble - 0		
	Bit 7 ~ Bit 4. Reserved - 0		

29	Minimum Four Activate Window Delay Time (tFAWmin), Least Significant Byte.	30.0ns	0xF0
30	SDRAM Optional Features.		0x83
	Bit 0. RZQ / 6 -	X	
	Bit 1. RZQ / 7 -	X	
	Bit 2. Reserved -		
	Bit 3. Reserved -		
	Bit 4. Reserved -		
	Bit 5. Reserved -		
	Bit 6. Reserved -		
	Bit 7. DLL-Off Mode Support -	X	
31	SDRAM Drivers Supported.		0x05
	Extended Temperature Range -	X	
	Extended Temperature Refresh Rate -		
	Auto Self Refresh (ASR) -	X	
	On-die Thermal Sensor (ODTS) Readout -		
	Reserved -		
	Reserved -		
	Reserved -		
	Partial Array Self Refresh (PASR) -		
32	Module Thermal Sensor.		0x80
	Bit 6 ~ Bit 0. Thermal Sensor Accuracy -	0	
	Bit 7. Thermal Sensor -	With TS	
33	SDRAM Device Type.		0x00
	Bit 1 ~ Bit 0. Signal Loading -	Not specified	
	Bit 3 ~ Bit 2. Reserved. 0-Undefined -	0	
	Bit 6 ~ Bit 4. Die Count. -	Not specified	
	Bit 7. SDRAM Device Type -	Std Mono	
34	Fine Offset for SDRAM Minimum Cycle Time (tCKmin) -	UNUSED	0x00
35	Fine Offset for Minimum CAS Latency Time (tAAmin) -	UNUSED	0x00
36	Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) -	UNUSED	0x00
37	Minimum Row Precharge Delay Time (tRPmin) -	UNUSED	0x00
38	Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) -	UNUSED	0x00
39-59	Reserved	UNUSED	0x00
60	Module Nominal Height.		0x0F
	Bit 4 ~ Bit 0. Module Nominal Height max, in mm -	29<h<=30	
	Bit 7 ~ Bit5. Reserved -	0	
61	Module Maximum Thickness.		0x11
	Bit 3 ~ Bit 0. Front, in mm (baseline thickness = 1 mm) -	1<th<=2	
	Bit 7 ~ Bit 4. Back, in mm (baseline thickness = 1 mm) -	1<th<=2	
62	Reference Raw Card Used.		0x03



DTM64614A

8GB – 1Gx72, 204-pin ECC, DDR3 Unbuffered SO-DIMM

	Bit 4 ~ Bit 0. Reference Raw Card -	R/C D	
	Bit 6, Bit 5. Reference Raw Card Revision -	Rev.0	
	Bit 7. Reserved -	A-AL	
63	Address Mapping from Edge Connector to DRAM.		
	Bit 0. Rank 1 Mapping (Registered DIMM - Reserved) -	Standard	0x00
	Bit 7 ~ Bit 1. Reserved -	0	
64-116	Module-Specific Section	UNUSED	0x00
117	Module Manufacturer ID Code, Least Significant Byte	DATARAM	0x01
118	Module Manufacturer ID Code, Most Significant Byte	DATARAM	0x91
119	Module Manufacturing Location		0x00
120,121	Module Manufacturing Date		0x00
122-125	Module Serial Number		0x23
126	Cyclical Redundancy Code (CRC).	CRC	0x1D
127	Cyclical Redundancy Code (CRC).	CRC	0xD6
128-131	Module Part Number		0x20
132	Module Part Number	D	0x44
133	Module Part Number	A	0x41
134	Module Part Number	T	0x54
135	Module Part Number	A	0x41
136	Module Part Number	R	0x52
137	Module Part Number	A	0x41
138	Module Part Number	M	0x4D
139	Module Part Number		0x20
140	Module Part Number	6	0x36
141	Module Part Number	4	0x34
142	Module Part Number	6	0x36
143	Module Part Number	1	0x31
144	Module Part Number	4	0x34
145	Module Part Number		0x20
146,147	Module Revision Code	UNUSED	0x00
148	DRAM Manufacturer ID Code, Least Significant Byte	Not recognized	0x00
149	DRAM Manufacturer ID Code, Most Significant Byte	Not recognized	0x00
150-175	Manufacturer's Specific Data	UNUSED	0x00
176-255	Open for customer use	UNUSED	0x00



DTM64614A

8GB – 1Gx72, 204-pin ECC, DDR3 Unbuffered SO-DIMM



DATARAM CORPORATION, USA Corporate Headquarters, P.O. Box 7528, Princeton, NJ 08543-7528;
Voice: 609-799-0071, Fax: 609-799-6734; www.dataram.com

All rights reserved.

The information contained in this document has been carefully checked and is believed to be reliable. However, Dataram assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Dataram.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Dataram.