

## Dual N &amp; P-Channel, Logic Level MOSFET

## KQS4900

## ■ Features

## ● N-Channel

1.3 A, 60 V  $R_{DS(ON)} = 0.55 \Omega$  @  $V_{GS} = 10$  V  
 $R_{DS(ON)} = 0.65 \Omega$  @  $V_{GS} = 5$  V



## ● P-Channel

-0.3 A, -300V  $R_{DS(ON)} = 15.5 \Omega$  @  $V_{GS} = -10$  V  
 $R_{DS(ON)} = 16 \Omega$  @  $V_{GS} = -5$  V

● Low gate charge ( typical N-Channel 1.6 nC)  
( typical P-Channel 3.6 nC)

## ● Fast switching

## ● Improved dv/dt capability

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	N-Channel	P- Channel	Unit
Drain to Source Voltage	$V_{DSS}$	60	-300	V
Gate to Source Voltage	$V_{GS}$	$\pm 20$		V
Drain Current Continuous $T_a = 25^\circ\text{C}$ $T_a = 70^\circ\text{C}$	$I_D$	1.3 0.82	-0.3 -0.19	A
Drain Current Pulsed *1	$I_{DM}$	5.2	-1.2	A
Peak Diode Recovery dv/dt	dv/dt	7	4.5	V/ns
Power Dissipation for Single Operation $T_a = 25^\circ\text{C}$ $T_a = 70^\circ\text{C}$	$P_D$	2 1.3		W
Operating and Storage Temperature	$T_J, T_{STG}$	-55 to 150		$^\circ\text{C}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	62.5		$^\circ\text{C/W}$

\*1Repetitive Rating : Pulse width limited by maximum junction temperature

## KQS4900

## ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit		
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μ A	N-Ch	60			V	
		V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μ A	P-Ch	-300				
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 60V, V <sub>GS</sub> = 0 V	N-Ch			1	μ A	
		V <sub>DS</sub> = 48 V, T <sub>C</sub> = 55°C				10		
		V <sub>DS</sub> = -300 V, V <sub>GS</sub> = 0 V	P-Ch				-1	μ A
		V <sub>DS</sub> = -240 V, T <sub>C</sub> = 55°C					-10	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0 V	N-Ch			±100	nA	
		V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	P-Ch			±100		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = 4V, I <sub>D</sub> = 20mA	N-Ch	1.0		1.95	V	
		V <sub>DS</sub> = 4V, I <sub>D</sub> = -20mA	P-Ch	-1.0		-1.95		
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.65A	N-Ch		0.39	0.55	Ω	
		V <sub>GS</sub> = 5 V, I <sub>D</sub> = 0.65A			0.46	0.65		
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -0.15 A	P-Ch		11.2	15.5		
		V <sub>GS</sub> = -5 V, I <sub>D</sub> = -0.15 A			11.4	16		
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 0.65A	N-Ch		1.7		S	
		V <sub>DS</sub> = -10V, I <sub>D</sub> = -0.15A	P-Ch		0.6			
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel V <sub>DD</sub> = 30 V, I <sub>D</sub> = 1.3 A, R <sub>G</sub> = 25 Ω *	N-Ch		5.7	21	ns	
			P-Ch		10	30		
Turn-On Rise Time	t <sub>r</sub>		N-Ch		21	50	ns	
			P-Ch		25	60		
Turn-Off Delay Time	t <sub>d(off)</sub>		P-Channel V <sub>DD</sub> = -150 V, I <sub>D</sub> = -0.3 A, R <sub>G</sub> = 25 Ω *	N-Ch		11	32	ns
				P-Ch		35	80	
Turn-Off Fall Time	t <sub>f</sub>	N-Ch			17	45	ns	
		P-Ch			47	105		
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 48V, I <sub>D</sub> = 1.3A, V <sub>GS</sub> = 5V *		N-Ch		1.6	2.1	nC
				P-Ch		3.6	4.7	
Gate-Source Charge	Q <sub>gs</sub>		N-Ch		0.28		nC	
			P-Ch		0.42			
Gate-Drain Charge	Q <sub>gd</sub>	P-Channel V <sub>DS</sub> = -240V, I <sub>D</sub> = -30.3A, V <sub>GS</sub> = -5V *	N-Ch		0.82		nC	
			P-Ch		2.1			
Maximum Continuous Drain-Source Diode Forward Current	I <sub>S</sub>			N-Ch			1.3	A
				P-Ch			-0.3	
Drain-Source Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.3A	N-Ch			1.5	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.3A	P-Ch			-4.0		

\* Pulse Test : Pulse width ≤ 300 μ s, Duty cycle ≤ 2%