



## 30V N-Channel Power Trench MOSFET

## KDD6030L

## ■ Features

- 12 A, 30 V.  $R_{DS(ON)} = 14.5\text{m}\Omega$  @  $V_{GS} = 10\text{ V}$   
 $R_{DS(ON)} = 21\text{m}\Omega$  @  $V_{GS} = 4.5\text{ V}$
- Low gate charge
- Fast switching speed
- High performance trench technology for extremely low  $R_{DS(ON)}$

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	Rating	Unit
Drain to Source Voltage	$V_{DS}$	30	V
Gate to Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current Continuous @ $T_c=25^\circ\text{C}$ (Note 3)	$I_D$	50	A
@ $T_a=25^\circ\text{C}$ (Note 1a)		12	A
Drain Current Pulsed (Note 1a)		100	A
Power dissipation @ $T_c=25^\circ\text{C}$ (Note 3)	$P_D$	56	W
Power dissipation @ $T_a=25^\circ\text{C}$ (Note 1a)		3.2	
Power dissipation @ $T_a=25^\circ\text{C}$ (Note 1b)		1.5	
Operating and Storage Temperature	$T_J, T_{STG}$	-55 to 175	$^\circ\text{C}$
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	2.7	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	45	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient (Note 1b)	$R_{\theta JA}$	96	$^\circ\text{C/W}$

## KDD6030L

## ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit
Drain-Source Avalanche Energy	EAS	Single Pulse, V <sub>DD</sub> = 15 V, I <sub>D</sub> = 12A (Note 2)			100	mJ
Maximum Drain-Source Avalanche Current	IAR	( Not 2)			12	A
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μ A	30			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta BV_{DSS}}{\Delta T_J}$	I <sub>D</sub> = 250 μ A, Referenced to 25°C		24		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μ A
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μ A	1	1.9	3	V
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	I <sub>D</sub> = 250 μ A, Referenced to 25°C		-5		mV/°C
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12A		7.7	14.5	m Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10A		9.9	21	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A, T <sub>J</sub> = 125°C		11.4	25	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	50			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 12 A		47		S
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		1230		pF
Output Capacitance	C <sub>oss</sub>			325		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			150		pF
Gate Resistance	R <sub>G</sub>		V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.5	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω (Note 2)		10	19	ns
Turn-On Rise Time	t <sub>r</sub>			7	13	ns
Turn-Off Delay Time	t <sub>d(off)</sub>			29	46	ns
Turn-Off Fall Time	t <sub>f</sub>			12	21	ns
Total Gate Charge	Q <sub>g</sub>				13	28
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 12 A, V <sub>GS</sub> = 5 V (Note 2)		3.5		nC
Gate-Drain Charge	Q <sub>gd</sub>			5.1		nC
Maximum Continuous Drain-Source Diode Forward Current	I <sub>S</sub>				2.7	A
Drain-Source Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.9 A (Not 2)		0.76	1.2	V
Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 12 A, diF/dt = 100 A/μ s		24		nS
Diode Reverse Recovery Charge	Q <sub>rr</sub>				13	

## Notes:

1. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



a) R<sub>θJA</sub> = 45°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) R<sub>θJA</sub> = 96°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

3. Maximum current is calculated as:  $\sqrt{\frac{P_D}{R_{DS(on)}}}$

where P<sub>D</sub> is maximum power dissipation at T<sub>C</sub> = 25°C and R<sub>DS(on)</sub> is at T<sub>J(max)</sub> and V<sub>DS</sub> = 10V. Package current limitation is 21A