#### Seiko Instruments Inc.

### **BATTERY PROTECTION IC** FOR 2-SERIAL-CELL PACK

S-8252 Series

© Seiko Instruments Inc., 2011-2012

The S-8252 Series is a protection IC for 2-serial-cell lithium-ion / lithium polymer rechargeable batteries and includes highaccuracy voltage detection circuits and delay circuits.

The S-8252 Series is suitable for protecting 2-serial-cell rechargeable lithium-ion / lithium polymer battery packs from overcharge, overdischarge, and overcurrent.

### Features

www.sii-ic.com

 High-accuracy voltage detection function for each cell Overcharge detection voltage n (n = 1, 2) 3.550 V to 4.600 V (5 mV steps) Accuracy  $\pm 20$  mV (Ta = +25°C) 

			Accuracy $\pm 25 \text{ mV}$ (1a = $-10^{\circ}\text{C}$ to $+60^{\circ}\text{C}$ )
	Overcharge release voltage n (n = 1, 2)	3.150 V to 4.600 V <sup>*1</sup>	Accuracy ±30 mV
	Overdischarge detection voltage n (n = 1, 2)	2.00 V to 3.00 V (10 mV steps)	Accuracy ±50 mV
	Overdischarge release voltage n (n = 1, 2)	2.00 V to 3.40 V <sup>*2</sup>	Accuracy ±100 mV
	Discharge overcurrent detection voltage	0.05 V to 0.40 V (10 mV steps)	Accuracy ±10 mV
	Load short-circuiting detection voltage	0.5 V (fixed)	Accuracy ±100 mV
	Charge overcurrent detection voltage	-0.40 V to -0.05 V (25 mV steps)	Accuracy ±20 mV
• F	Netection delay times are generated only by a	n internal circuit (external canacity	vrs are unnecessary)

Detection delay times are generated only by an internal circuit (external capacitors are unnecessary).

Accuracy ±20%

 High-withstand voltage device is used for charger connection pins (VM pin and CO pin: Absolute maximum rating = 28 V)

• 0 V battery charge function "available" / "unavailable" is selectable.

- Power-down function "available" / "unavailable" is selectable.
- Wide operation temperature range Ta = −40℃ to +85℃
- Low current consumption **During operation** 8.0 μA max. (Ta = +25℃) 0.1 μA max. (Ta = +25℃) During power-down
- Lead-free (Sn 100%), halogen-free
- \*1. Overcharge release voltage = Overcharge detection voltage Overcharge hysteresis voltage (Overcharge hysteresis voltage n (n = 1, 2) can be selected as 0 V or from a range of 0.10 V to 0.40 V in 50 mV steps.)
- \*2. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage (Overdischarge hysteresis voltage n (n = 1, 2) can be selected as 0 V or from a range of 0.1 V to 0.7 V in 100 mV steps.)

### Applications

- Lithium-ion rechargeable battery pack
- Lithium polymer rechargeable battery pack


### Packages

- SOT-23-6
- SNT-6A



Rev.2.3\_00

### Block Diagram




Remark All diodes shown in figure are parasitic diodes.

Figure 1

### Product Name Structure

1. Product name



- \*1. Refer to the tape drawing.
- \*2. Refer to "3. Product name list".

### 2. Packages

### Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
SOT-23-6	MP006-A-P-SD	MP006-A-C-SD	MP006-A-R-SD	-
SNT-6A	PG006-A-P-SD	PG006-A-C-SD	PG006-A-R-SD	PG006-A-L-SD

### 3. Product name list

### 3.1 SOT-23-6

				Table	e 2				
	Over-	Over-	Over-	Over-	Discharge	Charge			
	charge	charge	discharge	discharge	Overcurrent	Overcurrent	0 V Battery	Power-	Delay Time
Product Name	Detection	Release	Detection	Release	Detection	Detection	Charge	down	Combination <sup>*1</sup>
	Voltage	Voltage	Voltage	Voltage	Voltage	Voltage	Function	Function	Combination
	[V <sub>CU</sub> ]	[V <sub>CL</sub> ]	$[V_{DL}]$	[V <sub>DU</sub> ]	[V <sub>DIOV</sub> ]	[V <sub>CIOV</sub> ]			
S-8252AAA-M6T1U	4.280 V	4.080 V	2.00 V	2.00 V	0.20 V	–0.10 V	Unavailable	Available	(1)
S-8252AAB-M6T1U	4.325 V	4.075 V	2.20 V	2.90 V	0.21 V	–0.20 V	Unavailable	Available	(1)
S-8252AAC-M6T1U	4.300 V	4.100 V	2.40 V	3.00 V	0.20 V	–0.20 V	Unavailable	Available	(1)
S-8252AAD-M6T1U	4.280 V	4.130 V	2.40 V	2.90 V	0.15 V	–0.15 V	Unavailable	Available	(1)
S-8252AAE-M6T1U	4.350 V	4.150 V	2.30 V	3.00 V	0.30 V	–0.30 V	Available	Available	(1)
S-8252AAF-M6T1U	4.350 V	4.100 V	2.40 V	3.00 V	0.15 V	–0.15 V	Available	Available	(1)
S-8252AAG-M6T1U	4.300 V	4.150 V	2.80 V	3.00 V	0.15 V	–0.15 V	Available	Available	(1)
S-8252AAH-M6T1U	4.250 V	4.100 V	3.00 V	3.00 V	0.20 V	–0.20 V	Available	Available	(1)
S-8252AAI-M6T1U	3.650 V	3.450 V	2.00 V	2.70 V	0.20 V	–0.20 V	Available	Unavailable	(1)
S-8252AAJ-M6T1U	3.900 V	3.500 V	2.00 V	2.50 V	0.20 V	–0.20 V	Available	Unavailable	(1)
S-8252AAK-M6T1U	4.350 V	4.150 V	2.30 V	3.00 V	0.20 V	–0.20 V	Available	Available	(1)
S-8252AAL-M6T1U	4.200 V	4.050 V	2.50 V	3.00 V	0.20 V	–0.20 V	Unavailable	Available	(1)
S-8252AAO-M6T1U	4.250 V	4.100 V	2.50 V	3.00 V	0.20 V	–0.10 V	Unavailable	Available	(1)
S-8252AAP-M6T1U	4.350 V	4.150 V	2.20 V	2.90 V	0.20 V	–0.40 V	Unavailable	Available	(1)
S-8252AAQ-M6T1U	4.300 V	4.100 V	2.60 V	3.00 V	0.40 V	–0.40 V	Unavailable	Available	(1)
S-8252AAS-M6T1U	4.250 V	4.050 V	2.50 V	3.00 V	0.20 V	–0.20 V	Available	Unavailable	(1)
S-8252AAT-M6T1U	4.250 V	4.100 V	2.70 V	3.00 V	0.12 V	–0.05 V	Available	Available	(1)
S-8252AAU-M6T1U	4.275 V	4.075 V	2.50 V	2.90 V	0.30 V	–0.10 V	Available	Available	(1)
S-8252AAV-M6T1U	4.400 V	4.250 V	2.50 V	2.90 V	0.15 V	–0.10 V	Available	Available	(1)
S-8252AAW-M6T1U	4.350 V	4.150 V	2.30 V	3.00 V	0.20 V	–0.40 V	Unavailable	Available	(1)
S-8252AAX-M6T1U	4.230 V	4.030 V	2.75 V	3.05 V	0.15 V	–0.10 V	Unavailable	Available	(1)

\*1. Refer to Table 4 about the details of the delay time combinations.

Remark Please contact our sales office for the products with detection voltage value other than those specified above.

### 3.2 SNT-6A

Table 3									
	Over-	Over-	Over-	Over-	Discharge	Charge			
	charge	charge	discharge	discharge	Overcurrent	Overcurrent	0 V Battery	Power-	Dolov Timo
Product Name	Detection	Release	Detection	Release	Detection	Detection	Charge	down	Delay Time Combination <sup>*1</sup>
	Voltage	Voltage	Voltage	Voltage	Voltage	Voltage	Function	Function	Combination
	[V <sub>CU</sub> ]	[V <sub>CL</sub> ]	[V <sub>DL</sub> ]	[V <sub>DU</sub> ]	[V <sub>DIOV</sub> ]	[V <sub>CIOV</sub> ]			
S-8252AAA-I6T1U	4.280 V	4.080 V	2.00 V	2.00 V	0.20 V	–0.10 V	Unavailable	Available	(1)
S-8252AAH-I6T1U	4.250 V	4.100 V	3.00 V	3.00 V	0.20 V	–0.20 V	Available	Available	(1)
S-8252AAM-I6T1U	4.250 V	4.050 V	2.40 V	3.00 V	0.10 V	–0.10 V	Available	Available	(1)
S-8252AAN-I6T1U	4.325 V	4.075 V	2.20 V	2.90 V	0.21 V	–0.10 V	Available	Available	(1)

\*1. Refer to Table 4 about the details of the delay time combinations.

Remark Please contact our sales office for the products with detection voltage value other than those specified above.

			Table 4		
	Overcharge	Overdischarge	Discharge Overcurrent	Load Short-circuiting	Charge Overcurrent
Delay Time	Detection	Detection	Detection	Detection	Detection
Combination	Delay Time	Delay Time	Delay Time	Delay Time	Delay Time
	[t <sub>CU</sub> ]	[t <sub>DL</sub> ]	[t <sub>DIOV</sub> ]	[t <sub>SHORT</sub> ]	[t <sub>CIOV</sub> ]
(1)	1.0 s	128 ms	8 ms	280 μs	8 ms

Remark The delay times can be changed within the range listed Table 5. For details, please contact our sales office.

		Table 5			
Delay Time	Symbol	Se	lection Ran	ge	Remark
Overcharge detection delay time	t <sub>CU</sub>	256 ms	512 ms	1.0 s <sup>*1</sup>	Select a value from the left.
Overdischarge detection delay time	t <sub>DL</sub>	32 ms	64 ms	128 ms <sup>*1</sup>	Select a value from the left.
Discharge overcurrent detection delay time	t <sub>DIOV</sub>	4 ms	8 ms <sup>*1</sup>	16 ms	Select a value from the left.
Load short-circuiting detection delay time	t <sub>SHORT</sub>	280 μs <sup>*1</sup>	500 μs	1 ms	Select a value from the left.
Charge overcurrent detection delay time	t <sub>CIOV</sub>	4 ms	8 ms <sup>*1</sup>	16 ms	Select a value from the left.

\*1. This value is the delay time of the standard products.

### Pin Configurations

### 1. SOT-23-6




Figure 2

Pin No.	Symbol	Description
1	DO	Connection pin of discharge control FET gate (CMOS output)
2	со	Connection pin of charge control FET gate (CMOS output)
3	VM	Voltage detection pin between VM pin and VSS pin (Overcurrent / charger detection pin)
4	VC	Connection pin for negative voltage of battery 1 and connection pin for positive voltage of battery 2
5	VDD	Connection pin for positive power supply input and connection pin for positive voltage of battery 1
6	VSS	Connection pin for negative power supply input and connection pin for negative voltage of battery 2

Table 6

2. SNT-6A

	Table 7									
Pin No.	Symbol	Description								
1 VM Voltage detection pin between VM pin and VSS (Overcurrent / charger detection pin)										
2	СО	Connection pin of charge control FET gate (CMOS output)								
3	DO	Connection pin of discharge control FET gate (CMOS output)								
4	VSS	Connection pin for negative power supply input and connection pin for negative voltage of battery 2								
5	VDD	Connection pin for positive power supply input and connection pin for positive voltage of battery 1								
6	VC	Connection pin for negative voltage of battery 1 and connection pin for positive voltage of battery 2								

Top view 1 2 3 1 6 5 4

Figure 3

### Absolute Maximum Ratings


		Tak	ole 8		
				(Ta = +25℃ unless otherwise	specified)
lt	em	Symbol	Applied pin	Absolute Maximum Rating	Unit
Input voltage between	VDD pin and VSS pin	V <sub>DS</sub>	VDD	$V_{SS}-0.3$ to $V_{SS}+12$	V
VC pin input voltage		V <sub>VC</sub>	VC	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
VM pin input voltage		$V_{VM}$	VM	$V_{DD}-28$ to $V_{DD}+0.3$	V
DO pin output voltage	1	V <sub>DO</sub>	DO	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3$	V
CO pin output voltage		V <sub>co</sub>	СО	$V_{\text{VM}}-0.3$ to $V_{\text{DD}}+0.3$	V
Dowor dissinction	SOT-23-6	PD	_	650 <sup>*1</sup>	mW
Power dissipation SNT-6A		FD	-	400 <sup>*1</sup>	mW
Operation ambient temperature		T <sub>opr</sub>	_	-40 to +85	°C
Storage temperature		T <sub>stg</sub>	_	–55 to +125	°C

\*1. When mounted on board

[Mounted board]

(1) Board size: 114.3 mm × 76.2 mm × t1.6 mm

(2) Board name: JEDEC STANDARD51-7






Figure 4 Package Power Dissipation (When Mounted on Board)

### Electrical Characteristics

1. Ta = +25℃

		Table 9	(Ta = ⊦	-25℃ ι	Inless otherwis	se spe	ecified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circui
DETECTION VOLTAGE				-			
Overcharge detection voltage n (n = 1, 2)	V <sub>CUn</sub>	_	$V_{CU}-0.020$	Vcu	$V_{CU} + 0.020$	V	1
	• 0011	Ta = −10℃ to +60℃ <sup>*1</sup>	$V_{CU}-0.025$	V <sub>CU</sub>	$V_{CU} + 0.025$	V	1
Overcharge release voltage n (n = 1, 2)	V <sub>CLn</sub>	V <sub>CL</sub> ≠ V <sub>CU</sub>	$V_{CL}-0.030$	V <sub>CL</sub>	$V_{CL} + 0.030$	V	1
Overcharge release voltage fr (fr = 1, 2)	• CEII	$V_{CL} = V_{CU}$	$V_{CL}-0.030$	V <sub>CL</sub>	$V_{CL} + 0.020$	V	1
Overdischarge detection voltage n (n = 1, 2)	$V_{\text{DLn}}$	_	$V_{\text{DL}}-0.050$	$V_{\text{DL}}$	$V_{DL} + 0.050$	V	2
Overdischarge release voltage n (n = 1, 2)	V <sub>DUn</sub>	V <sub>DL</sub> ≠ V <sub>DU</sub>	$V_{\text{DU}}-0.100$	V <sub>DU</sub>	$V_{\text{DU}} + 0.100$	V	2
Overdischarge release voltage fr (if = 1, 2)	V DON	$V_{DL} = V_{DU}$	$V_{\text{DU}}-0.050$	$V_{\text{DU}}$	$V_{\text{DU}} + 0.050$	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>	-	$V_{\text{DIOV}}-0.010$	$V_{\text{DIOV}}$	$V_{\text{DIOV}} + 0.010$	V	2
Load short-circuiting detection voltage	VSHORT	-	0.40	0.50	0.60	V	2
Charge overcurrent detection voltage	V <sub>CIOV</sub>	-	$V_{\text{CIOV}}-0.020$	$V_{\text{CIOV}}$	$V_{CIOV} + 0.020 $	V	2
0 V BATTERY CHARGE FUNCTION							
0 V battery charge starting charger voltage	V <sub>0CHA</sub>	0 V battery charge function "available"	0.0	0.7	1.0	V	2
0 V battery charge inhibition battery voltage	V <sub>OINH</sub>	0 V battery charge function "unavailable"	0.4	0.8	1.1	V	2
INTERNAL RESISTANCE		•			•		
Resistance between VM pin and VDD pin	R <sub>VMD</sub>	V1 = V2 = 1.8 V, V3 = 0 V	100	300	900	kΩ	3
Resistance between VM pin and VSS pin	R <sub>VMS</sub>	V1 = V2 = 3.5 V, V3 = 1.0 V	10	20	40	kΩ	3
INPUT VOLTAGE							
Operation voltage between VDD pin and VSS pin	V <sub>DSOP1</sub>	_	1.5	-	10	V	-
INPUT CURRENT (WITH POWR-DOWN FU	NCTION)						
Current consumption during operation	I <sub>OPE</sub>	V1 = V2 = 3.5 V, V3 = 0 V	-	4.0	8.0	μA	2
Current consumption during power-down	I <sub>PDN</sub>	V1 = V2 = 1.5 V, V3 = 3.0 V	_	-	0.1	μA	2
VC pin current	Ivc	V1 = V2 = 3.5 V, V3 = 0 V	0.0	0.7	1.5	μA	2
INPUT CURRENT (WITHOUT POWR-DOWI	N FUNCT	ION)	_				
Current consumption during operation	I <sub>OPE</sub>	V1 = V2 = 3.5 V, V3 = 0 V	_	4.0	8.0	μA	2
Current consumption during overdischarge	I <sub>OPED</sub>	V1 = V2 = 1.5 V, V3 = 3.0 V	_	2.5	5.0	μA	2
VC pin current	I <sub>VC</sub>	V1 = V2 = 3.5 V, V3 = 0 V	0.0	0.7	1.5	μA	2
OUTPUT RESISTANCE					i		
CO pin resistance "H"	R <sub>COH</sub>	V1 = V2 = 3.5 V, V3 = 0 V, V4 = 6.5 V	2.5	5	10	kΩ	4
CO pin resistance "L"	R <sub>COL</sub>	V1 = V2 = 4.7 V, V3 = 0 V, V4 = 0.5 V	2.5	5	10	kΩ	4
DO pin resistance "H"	R <sub>DOH</sub>	V1 = V2 = 3.5 V, V3 = 0 V, V5 = 6.5 V	5	10	20	kΩ	4
DO pin resistance "L"	R <sub>DOL</sub>	V1 = V2 = 1.8 V, V3 = 3.6 V, V5 = 0.5 V	5	10	20	kΩ	4
DELAY TIME		· · · · · · · · · · · · · · · · · · ·	1		1		L
Overcharge detection delay time	t <sub>CU</sub>	-	$t_{\text{CU}} \times 0.8$	t <sub>CU</sub>	$t_{CU} \times 1.2$	-	5
Overdischarge detection delay time	t <sub>DL</sub>	-	$t_{\text{DL}} \times 0.8$	t <sub>DL</sub>	$t_{DL}  imes 1.2$	-	5
	t <sub>DIOV</sub>	_	$t_{\text{DIOV}}  imes 0.8$	t <sub>DIOV</sub>	$t_{\text{DIOV}}  imes 1.2$	-	5
Load short-circuiting detection delay time	t <sub>SHORT</sub>	-	$t_{\text{SHORT}}  imes 0.8$	<b>t</b> SHORT	$t_{\text{SHORT}} \times 1.2$	-	5
Charge overcurrent detection delay time	t <sub>CIOV</sub>	_	$t_{CIOV}  imes 0.8$	t <sub>CIOV</sub>	$t_{CIOV} \times 1.2$	-	5

\*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### BATTERY PROTECTION IC FOR 2-SERIAL-CELL PACK S-8252 Series

### 2. Ta = $-40^{\circ}$ to $+85^{\circ}$ $^{*1}$

		Table 10 (Ta	a = −40℃ to +8	35℃ <sup>*1</sup> ।	unless otherwis	se sp	ecified)
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test
DETECTION VOLTAGE							
Overcharge detection voltage n (n = 1, 2)	V <sub>CUn</sub>	—	$V_{\text{CU}}-0.045$	V <sub>CU</sub>	$V_{CU} + 0.030$	V	1
Overeberge release veltage p $(n - 1, 2)$	V <sub>CLn</sub>	V <sub>CL</sub> ≠ V <sub>CU</sub>	$V_{\text{CL}}-0.070$	$V_{\text{CL}}$	$V_{CL} + 0.040$	V	1
Overcharge release voltage n (n = 1, 2)	V CLn	V <sub>CL</sub> = V <sub>CU</sub>	$V_{\text{CL}}-0.050$	V <sub>CL</sub>	$V_{\text{CL}} + 0.030$	V	1
Overdischarge detection voltage n (n =1, 2)	$V_{DLn}$	-	$V_{\text{DL}}-0.085$	$V_{\text{DL}}$	$V_{DL} + 0.060$	V	2
	V	$V_{DL} \neq V_{DU}$	$V_{\text{DU}}-0.140$	$V_{\text{DU}}$	$V_{\text{DU}} + 0.110$	V	2
Overdischarge release voltage n (n =1, 2)	V <sub>DUn</sub>	$V_{DL} = V_{DU}$	$V_{\text{DU}}-0.085$	V <sub>DU</sub>	$V_{DU} + 0.060$	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>	_	$V_{\text{DIOV}}-0.010$	$V_{\text{DIOV}}$	$V_{\text{DIOV}} + 0.010$	V	2
Load short-circuiting detection voltage	V <sub>SHORT</sub>	_	0.40	0.50	0.60	V	2
Charge overcurrent detection voltage	Vciov	-	V <sub>CIOV</sub> - 0.020	VCIOV	$V_{CIOV} + 0.020$	V	2
0 V BATTERY CHARGE FUNCTION		•			1		
0 V battery charge starting charger voltage	V <sub>0CHA</sub>	0 V battery charge function	0.0	0.7	1.5	V	2
0 V battery charge inhibition battery voltage		"available" 0 V battery charge function "unavailable"	0.3	0.8	1.3	V	2
INTERNAL RESISTANCE							
Resistance between VM pin and VDD pin	R <sub>VMD</sub>	V1 = V2 = 1.8 V, V3 = 0 V	78	300	1310	kΩ	3
Resistance between VM pin and VDS pin	R <sub>VMS</sub>	V1 = V2 = 3.5 V, V3 = 1.0 V	7.2	20	44	kΩ	3
INPUT VOLTAGE	1 1 1 1 1 3		7.2	20			5
Operation voltage between VDD pin and	V <sub>DSOP1</sub>	_	1.5	_	10	V	_
VSS pin							
INPUT CURRENT (WITH POWER-DOWN		,	T		I		1
Current consumption during operation	IOPE	V1 = V2 = 3.5 V, V3 = 0 V	-	4.5	8.5	μΑ	2
Current consumption during power-down	PDN	V1 = V2 = 1.5 V, V3 = 3.0 V	_	-	0.15	μA	2
VC pin current	I <sub>VC</sub>	V1 = V2 = 3.5 V, V3 = 0 V	0.0	1.2	2.0	μΑ	2
INPUT CURRENT (WITHOUT POWER-DO			T		I		1
Current consumption during operation	I <sub>OPE</sub>	V1 = V2 = 3.5 V, V3 = 0 V	-	4.5	8.5	μΑ	2
Current consumption during overdischarge	OPED	V1 = V2 = 1.5 V, V3 = 3.0 V	_	2.5	5.5	μΑ	2
VC pin current	I <sub>VC</sub>	V1 = V2 = 3.5 V, V3 = 0 V	0.0	1.2	2.0	μΑ	2
OUTPUT RESISTANCE CO pin resistance "H"	R <sub>COH</sub>	V1 = V2 = 3.5 V, V3 = 0 V, V4 = 6.5 V	1.2	5	15	kΩ	4
CO pin resistance "L"	R <sub>COL</sub>	V1 = V2 = 4.7 V, V3 = 0 V, V4 = 0.5 V	1.2	5	15	kΩ	4
DO pin resistance "H"	R <sub>DOH</sub>	V1 = V2 = 3.5 V, V3 = 0 V, V5 = 6.5 V	2.4	10	30	kΩ	4
DO pin resistance "L"	R <sub>DOL</sub>	V1 = V2 = 1.8 V, V3 = 3.6 V, V5 = 0.5 V	2.4	10	30	kΩ	4
DELAY TIME	I		T	1	1		1
Overcharge detection delay time	t <sub>CU</sub>	-	$t_{\text{CU}} \times 0.3$	t <sub>CU</sub>	$t_{\text{CU}} \times 2.0$	-	5
Overdischarge detection delay time	t <sub>DL</sub>	-	$t_{\text{DL}} \times 0.3$	t <sub>DL</sub>	$t_{\text{DL}} \times 2.0$	-	5
Discharge overcurrent detection delay time	t <sub>DIOV</sub>	-	$t_{\text{DIOV}} \times 0.3$	t <sub>DIOV</sub>	$t_{\text{DIOV}} \times 2.0$	_	5
Load short-circuiting detection delay time	t <sub>SHORT</sub>	-	$t_{\text{SHORT}} \times 0.3$	<b>t</b> SHORT	$t_{\text{SHORT}} \times 2.0$	_	5
Charge overcurrent detection delay time	tciov		$t_{\text{CIOV}} \times 0.3$	t <sub>CIOV</sub>	$t_{\text{CIOV}} \times 2.0$	—	5

\*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### Test Circuits

Caution Unless otherwise specified, the output voltage levels "H" and "L" at CO pin ( $V_{CO}$ ) and DO pin ( $V_{DO}$ ) are judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the CO pin level with respect to  $V_{VM}$  and the DO pin level with respect to  $V_{SS}$ .

### 1. Overcharge detection voltage, overcharge release voltage (Test circuit 1)

Overcharge detection voltage (V<sub>CU1</sub>) is defined as the voltage V1 at which V<sub>CO</sub> goes from "H" to "L" when the voltage V1 is gradually increased from the starting condition of V1 = V2 = V<sub>CU</sub> – 0.05 V, V3 = 0 V. Overcharge release voltage (V<sub>CL1</sub>) is defined as the voltage V1 at which V<sub>CO</sub> goes from "L" to "H" when the voltage V1 is then gradually decreased after setting V2 = 3.5 V. Overcharge hysteresis voltage (V<sub>HC1</sub>) is defined as the difference between V<sub>CU1</sub> and V<sub>CL1</sub>. Overcharge detection voltage (V<sub>CU2</sub>) is defined as the voltage V2 at which V<sub>CO</sub> goes from "H" to "L" when the voltage V2 is gradually increased from the starting condition of V1 = V2 = V<sub>CU</sub> – 0.05 V, V3 = 0 V. Overcharge release voltage (V<sub>CL2</sub>) is defined as the voltage V2 at which V<sub>CO</sub> goes from "H" to "L" when the voltage V2 is gradually increased from the starting condition of V1 = V2 = V<sub>CU</sub> – 0.05 V, V3 = 0 V. Overcharge release voltage (V<sub>CL2</sub>) is defined as the voltage V2 at which V<sub>CO</sub> goes from "L" to "H" when the voltage V2 is then gradually decreased after setting V1 = 3.5 V. Overcharge hysteresis voltage (V<sub>HC2</sub>) is defined as the difference between V<sub>CU2</sub> and V<sub>CL2</sub>.

## 2. Overdischarge detection voltage, overdischarge release voltage (Test circuit 2)

Overdischarge detection voltage ( $V_{DL1}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "H" to "L" when the voltage V1 is gradually decreased from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V. Overdischarge release voltage ( $V_{DU1}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "L" to "H" when the voltage V1 is then gradually increased. Overdischarge hysteresis voltage ( $V_{HD1}$ ) is defined as the difference between  $V_{DU1}$  and  $V_{DL1}$ .

Overdischarge detection voltage ( $V_{DL2}$ ) is defined as the voltage V2 at which  $V_{DO}$  goes from "H" to "L" when the voltage V2 is gradually decreased from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V. Overdischarge release voltage ( $V_{DU2}$ ) is defined as the voltage V2 at which  $V_{DO}$  goes from "L" to "H" when the voltage V2 is then gradually increased. Overdischarge hysteresis voltage ( $V_{HD2}$ ) is defined as the difference between  $V_{DU2}$  and  $V_{DL2}$ .

## 3. Discharge overcurrent detection voltage (Test circuit 2)

Discharge overcurrent detection voltage ( $V_{DIOV}$ ) is defined as the voltage V3 whose delay time for changing  $V_{DO}$  from "H" to "L" is discharge overcurrent detection delay time ( $t_{DIOV}$ ) when the voltage V3 is increased from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V.

### 4. Load short-circuiting detection voltage (Test circuit 2)

Load short-circuiting detection voltage ( $V_{SHORT}$ ) is defined as the voltage V3 whose delay time for changing  $V_{DO}$  from "H" to "L" is load short-circuiting detection delay time ( $t_{SHORT}$ ) when the voltage V3 is increased from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V.

## 5. Charge overcurrent detection voltage (Test circuit 2)

Charge overcurrent detection voltage ( $V_{CIOV}$ ) is defined as the voltage V3 whose delay time for changing  $V_{CO}$  from "H" to "L" is charge overcurrent detection delay time ( $t_{CIOV}$ ) when the voltage V3 is decreased from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V.

### 6. Current consumption during operation (Test circuit 2)

The current consumption during operation ( $I_{OPE}$ ) is the current that flows through the VDD pin ( $I_{DD}$ ) under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V.

### 7. VC pin current

(Test circuit 2)

The VC pin current ( $I_{VC}$ ) is the current that flows through the VC pin ( $I_{VC}$ ) under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V.

### 8. Current consumption during power-down, current consumption during overdischarge (Test circuit 2)

#### 8.1 With power-down function

The current consumption during power-down ( $I_{PDN}$ ) is the current that flows through the VSS pin ( $I_{SS}$ ) under the set conditions of V1 = V2 = 1.5 V, V3 = 3.0 V.

#### 8. 2 Without power-down function

The current consumption during overdischarge ( $I_{OPED}$ ) is the current that flows through the VSS pin ( $I_{SS}$ ) under the set conditions of V1 = V2 = 1.5 V, V3 = 3.0 V.

### 9. Resistance between VM pin and VDD pin (Test circuit 3)

 $R_{VMD}$  is the resistance between VM pin and VDD pin under the set conditions of V1 = V2 = 1.8 V, V3 = 0 V.

### 10. Resistance between VM pin and VSS pin (Test circuit 3)

 $R_{VMS}$  is the resistance between VM pin and VSS pin under the set conditions of V1 = V2 = 3.5 V, V3 = 1.0 V.

### 11. CO pin resistance "H" (Test circuit 4)

The CO pin resistance "H" ( $R_{COH}$ ) is the resistance between VDD pin and CO pin under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V, V4 = 6.5 V.

### 12. CO pin resistance "L" (Test circuit 4)

The CO pin resistance "L" ( $R_{COL}$ ) is the resistance between VM pin and CO pin under the set conditions of V1 = V2 = 4.7 V, V3 = 0 V, V4 = 0.5 V.

### 13. DO pin resistance "H" (Test circuit 4)

The DO pin resistance "H" ( $R_{DOH}$ ) is the resistance between VDD pin and DO pin under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V, V5 = 6.5 V

### 14. DO pin resistance "L" (Test circuit 4)

The DO pin resistance "L" ( $R_{DOL}$ ) is the resistance between VSS pin and DO pin under the set conditions of V1 = V2 = 1.8 V, V3 = 0 V, V5 = 0.5 V.

### 15. Overcharge detection delay time (Test circuit 5)

The overcharge detection delay time ( $t_{CU}$ ) is the time needed for  $V_{CO}$  to go to "L" just after the voltage V1 increases and exceeds  $V_{CU}$  under the set condition of V1 = V2 = 3.5 V, V3 = 0 V.

### 16. Overdischarge detection delay time (Test circuit 5)

The overdischarge detection delay time ( $t_{DL}$ ) is the time needed for  $V_{DO}$  to go to "L" after the voltage V1 decreases and falls below  $V_{DL}$  under the set condition of V1 = V2 = 3.5 V, V3 = 0 V.

### 17. Discharge overcurrent detection delay time (Test circuit 5)

The discharge overcurrent detection delay time ( $t_{DIOV}$ ) is the time needed for  $V_{DO}$  to go to "L" after the voltage V3 increases and exceeds  $V_{DIOV}$  under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V.

### 18. Load short-circuiting detection delay time (Test circuit 5)

The load short-circuiting detection delay time ( $t_{SHORT}$ ) is the time needed for  $V_{DO}$  to go to "L" after the voltage V3 increases and exceeds  $V_{SHORT}$  under the set conditions of V1 = V2 = 3.5 V, V3 = 0 V.

## 19. Charge overcurrent detection delay time (Test circuit 5)

The charge overcurrent detection delay time ( $t_{CIOV}$ ) is the time needed for V<sub>CO</sub> to go to "L" after the voltage V3 decreases and falls below V<sub>CIOV</sub> under the set condition of V1 = V2 = 3.5 V, V3 = 0 V.

### 20. 0 V battery charge starting charger voltage (0 V battery charge function "available") (Test circuit 2)

The 0 V battery charge starting charger voltage ( $V_{0CHA}$ ) is defined as the absolute value of voltage V3 at which  $V_{CO}$  goes to "H" ( $V_{CO} = V_{DD}$ ) when the voltage V3 is gradually decreased from the starting condition of V1 = V2 = V3 = 0 V.

### 21. 0 V battery charge inhibition battery voltage (0 V battery charge function "unavailable") (Test circuit 2)

The 0 V battery charge inhibition battery voltage ( $V_{0INH}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes to "L" ( $V_{VM}$  + 0.1 V or lower) when the voltage V1 is gradually decreased, after setting V1 = V2 = 1.5 V, V3 = -6.0 V.







Figure 5 Test Circuit 1
















Figure 9 Test Circuit 5

### Operation

**Remark** Refer to the "
Battery Protection IC Connection Example".

#### 1. Normal status

The S-8252 Series monitors the voltage of the battery connected between the VDD pin and VSS pin and the voltage difference between the VM pin and VSS pin to control charging and discharging. When the battery voltage is in the range from overdischarge detection voltage ( $V_{DL}$ ) to overcharge detection voltage ( $V_{CU}$ ), and the VM pin voltage is in the range from the charge overcurrent detection voltage ( $V_{CIOV}$ ) to discharge overcurrent detection voltage ( $V_{DIOV}$ ), The S-8252 Series turns both the charging and discharging control FETs on. This condition is called the normal status, and in this condition charging and discharging can be carried out freely.

The resistance ( $R_{VMD}$ ) between the VM pin and VDD pin, and the resistance ( $R_{VMS}$ ) between the VM pin and VSS pin are not connected in the normal status.

# Caution When the battery is connected for the first time, discharging may not be enabled. In this case, short the VM pin and VSS pin, or set the VM pin's voltage at the level of V<sub>CIOV</sub> or more and V<sub>DIOV</sub> or less by connecting the charger. The S-8252 Series then returns to the normal status.

#### 2. Overcharge status

When the battery voltage becomes higher than  $V_{CU}$  during charging in the normal status and detection continues for the overcharge detection delay time ( $t_{CU}$ ) or longer, the S-8252 Series turns the charging control FET off to stop charging. This condition is called the overcharge status.

 $R_{\text{VMD}}$  and  $R_{\text{VMS}}$  are not connected in the overcharge status.

The overcharge status is released in the following two cases ((1) and (2)).

- (1) In the case that the VM pin voltage is lower than  $V_{DIOV}$ , the S-8252 Series releases the overcharge status when the battery voltage falls below  $V_{CL}$ .
- (2) In the case that the VM pin voltage is higher than or equal to  $V_{DIOV}$ , the S-8252 Series releases the overcharge status when the battery voltage falls below  $V_{CU}$ .

When the discharge is started by connecting a load after the overcharge detection, the VM pin voltage rises more than the voltage at VSS pin due to the  $V_f$  voltage of the parasitic diode, because the discharge current flows through the parasitic diode in the charging control FET. If this VM pin voltage is higher than or equal to  $V_{DIOV}$ , the S-8252 Series releases the overcharge status when the battery voltage is lower than or equal to  $V_{CU}$ .

- Caution 1. If the battery is charged to a voltage higher than  $V_{CU}$  and the battery voltage does not fall below  $V_{CU}$  even when a heavy load is connected, discharge overcurrent detection and load short-circuiting detection do not function until the battery voltage falls below  $V_{CU}$ . Since an actual battery has an internal impedance of tens of m $\Omega$ , the battery voltage drops immediately after a heavy load that causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting detection function.
  - 2. If a charger is connected after the overcharge detection, the overcharge status is not released even when the battery voltage falls below  $V_{CL}$ . The S-8252 Series releases the overcharge status when the voltage at the VM pin returns to  $V_{CIOV}$  or higher by removing the charger.

### 3. Overdischarge status

When the battery voltage falls below overdischarge detection voltage ( $V_{DL}$ ) during discharging in the normal status and the detection continues for the overdischarge detection delay time ( $t_{DL}$ ) or longer, the S-8252 Series turns the discharging control FET off to stop discharging. This condition is called the overdischarge status.

Under the overdischarge status, the VM pin and VDD pin are shorted by  $R_{VMD}$  in the S-8252 Series. The VM pin voltage is pulled up by  $R_{VMD}$ .

When a battery in the overdischarge status is connected to a charger and provided that the VM pin voltage is lower than -0.7 V typ., the S-8252 Series releases the overdischarge status when the battery voltage reaches V<sub>DL</sub> or higher.

When VM pin voltage is not lower than -0.7 V typ., the S-8252 Series releases the overdischarge status when the battery voltage reaches V<sub>DU</sub> or higher.

R<sub>VMS</sub> is not connected in the overdischarge status.

#### 3.1 With power-down function

Under the overdischarge status, when voltage difference between the VM pin and VDD pin is 0.8 V typ. or lower, the power-down function works and the current consumption is reduced to the current consumption during power-down ( $I_{PDN}$ ). By connecting a battery charger, the power-down function is released when the VM pin voltage is 0.7 V typ. or lower.

### 4. Discharge overcurrent status (Discharge overcurrent, load short-circuiting)

When a battery in the normal status is in the status where the voltage of the VM pin is equal to or higher than  $V_{DIOV}$  because the discharge current is equal to or higher than the specified value and the status lasts for the discharge overcurrent detection delay time ( $t_{DIOV}$ ) or longer, the discharge control FET is turned off and discharging is stopped. This status is called the discharge overcurrent status.

In the discharge overcurrent status, the VM pin and VSS pin are shorted by the  $R_{VMS}$  in the S-8252 Series. However, the voltage of the VM pin is at the  $V_{DD}$  potential due to the load as long as the load is connected. When the load is disconnected, the VM pin returns to the  $V_{SS}$  potential.

If the voltage at the VM pin returns to  $V_{DIOV}$  or lower, the S-8252 Series releases the discharge overcurrent status. R<sub>VMD</sub> is not connected in the discharge overcurrent detection status.

### 5. Charge overcurrent status

When a battery in the normal status is in the status where the voltage of the VM pin is equal to or lower than  $V_{CIOV}$  because the charge current is equal to or higher than the specified value and the status lasts for the charge overcurrent detection delay time ( $t_{CIOV}$ ) or longer, the charge control FET is turned off and charging is stopped. This status is called the charge overcurrent status.

The S-8252 Series releases the charge overcurrent status when the voltage at the VM pin returns to  $V_{CIOV}$  or higher by removing the charger.

The charge overcurrent detection function does not work in the overdischarge status.

 $R_{\text{VMD}}$  and  $R_{\text{VMS}}$  are not connected in the charge overcurrent detection status.

### 6. 0 V battery charge function "available"

This function is used to recharge a connected battery whose voltage is 0 V due to self-discharge. When the 0 V battery charge starting charger voltage ( $V_{0CHA}$ ) or a higher voltage is applied between the EB+ and EB- pins by connecting a charger, the charging control FET gate is fixed to the V<sub>DD</sub> potential.

When the voltage between the gate and source of the charging control FET becomes equal to or higher than the threshold voltage due to the charger voltage, the charging control FET is turned on to start charging. At this time, the discharging control FET is off and the charging current flows through the internal parasitic diode in the discharging control FET. When the battery voltage becomes equal to or higher than  $V_{DU}$ , the S-8252 Series enters the normal status.

- Caution 1. Some battery providers do not recommend recharging for a completely self-discharged battery. Please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge function.
  - 2. The 0 V battery charge function has higher priority than the charge overcurrent detection function. Consequently, a product in which use of the 0 V battery charge function is enabled charges a battery forcibly and the charge overcurrent cannot be detected when the battery voltage is lower than V<sub>DL</sub>.

#### 7. 0 V battery charge function "unavailable"

This function inhibits charging when a battery that is internally short-circuited (0 V battery) is connected. When the battery voltage is the 0 V battery charge inhibition battery voltage ( $V_{0INH}$ ) or lower, the charging control FET gate is fixed to the EB- pin voltage to inhibit charging. When the battery voltage is  $V_{0INH}$  or higher, charging can be performed.

### Caution Some battery providers do not recommend recharging for a completely self-discharged battery. Please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge function.

#### 8. Delay circuit

The detection delay times are determined by dividing a clock of approximately 4 kHz by the counter.





Figure 10

### Timing Chart

### 1. Overcharge detection, overdischarge detection




\*1. (1): Normal status

(2): Overcharge status

(3): Overdischarge status

**Remark** The charger is assumed to charge with a constant current.

Figure 11




### 2. Discharge overcurrent detection

\*1. (1): Normal status

(2): Discharge overcurrent status

**Remark** The charger is assumed to charge with a constant current.

Figure 12



### 3. Charge overcurrent detection

\*1. (1): Normal status

(2): Charge overcurrent status

(3): Overdischarge status

**Remark** The charger is assumed to charge with a constant current.

Figure 13

### Battery Protection IC Connection Example




Figure 14

 Table 11 Constants for External Components

Symbol	Part	Purpose	Тур.	Min.	Max.	Remark
FET1	N-channel MOS FET	Discharge control	_	_	_	Threshold voltage $\leq$ Overdischarge detection voltage <sup>*2</sup> Gate to source withstand voltage $\geq$ Charger voltage <sup>*3</sup>
FET2	N-channel MOS FET	Charge control	Ι	_	Ι	Threshold voltage $\leq$ Overdischarge detection voltage <sup>*2</sup> Gate to source withstand voltage $\geq$ Charger voltage <sup>*3</sup>
R1, R2	Resistor	ESD protection, For power fluctuation	470 Ω	150 Ω <sup>*1</sup>	1 kΩ <sup>*1</sup>	Resistance should be as small as possible to avoid lowering the overcharge detection accuracy due to current consumption. <sup>*4</sup>
C1, C2	Capacitor	For power fluctuation	0.1 μF	0.068 μF <sup>*1</sup>	1.0 μF <sup>*1</sup>	Connect a capacitor of 0.068 $\mu F$ or higher between VDD pin and VSS pin.*5
R3	Resistor	Protection for reverse connection of a charger	2 kΩ	300 Ω <sup>*1</sup>	$4 \text{ k}\Omega^{*1}$	Select as large a resistance as possible to prevent current when a charger is connected in reverse. <sup>*6</sup>

\*1. Please set up a filter constant to be  $R1 \times C1 = R2 \times C2$ .

\*2. If the threshold voltage of an FET is low, the FET may not cut the charge current. If an FET with a threshold voltage equal to or higher than the overdischarge detection voltage is used, discharging may be stopped before overdischarge is detected.

- \*3. If the withstand voltage between the gate and source is equal to or lower than the charger voltage, the FET may be destroyed.
- \*4. An accuracy of overcharge detection voltage is guaranteed by R1 = 470  $\Omega$ . Connecting resistors with other values worsen the accuracy. In case of connecting larger resistor to R1, the voltage between the VDD pin and VSS pin may exceed the absolute maximum rating because the current flows to the S-8252 Series from the charger due to reverse connection of charger. Connect a resistor of 150  $\Omega$  or more to R1 for ESD protection.
- \*5. When connecting a resistor of 150 Ω or less to R1 or R2 or a capacitor of 0.068 μF or less to C1 or C2, the S-8252 Series may malfunction when power dissipation is largely fluctuated.
- \*6. When a resistor of 4 k $\Omega$  or more is connected to R3, the charge current may not be cut.

Caution 1. The above constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the above example of connection. In addition, the example of connection shown above and the constant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.


### Precautions


- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Rev.2.3\_00


### ■ Characteristics (Typical Data)

### 1. Current consumption





1.3  $I_{OPE}$  vs.  $V_{DD}$ 



0.210

0.200

0.190

0.180

-40 -25


0

25

Ta [°C]

50

VDIOV [V]



2. Overcharge detection / release voltage, overdischarge detection / release voltage, overcurrent detection voltage, charge overcurrent detection voltage, and delay time

75 85

10

8

6

4

4

5

6

Vdd [V]

7

8


9

tbiov [ms]


75 85


75 85


75 85



### 3. CO pin / DO pin








### Marking Specifications

### 1. SOT-23-6



(1) to (3): (4): Product code (Refer to **Product name vs. Product code**) Lot number


### Product name vs. Product code

Product Name	Product Code		
Troduct Name	(1)	(2)	(3)
S-8252AAA-M6T1U	С	G	А
S-8252AAB-M6T1U	С	G	В
S-8252AAC-M6T1U	С	G	С
S-8252AAD-M6T1U	С	G	D
S-8252AAE-M6T1U	С	G	Е
S-8252AAF-M6T1U	С	G	F
S-8252AAG-M6T1U	С	G	G
S-8252AAH-M6T1U	С	G	Н
S-8252AAI-M6T1U	С	G	Ι
S-8252AAJ-M6T1U	С	G	J
S-8252AAK-M6T1U	С	G	К
S-8252AAL-M6T1U	С	G	L
S-8252AAO-M6T1U	С	G	0
S-8252AAP-M6T1U	С	G	Р
S-8252AAQ-M6T1U	С	G	Q
S-8252AAS-M6T1U	С	G	S
S-8252AAT-M6T1U	С	G	Т
S-8252AAU-M6T1U	С	G	U
S-8252AAV-M6T1U	С	G	V
S-8252AAW-M6T1U	С	G	W
S-8252AAX-M6T1U	С	G	Х

**Remark** Please contact our sales office for the products other than those specified above.

### 2. SNT-6A

Top view





(1) to (3): (4) to (6): Product code (Refer to **Product name vs. Product code**) Lot number


#### Product name vs. Product code

Product Name	Product Code		
FIGUELName	(1)	(2)	(3)
S-8252AAA-I6T1U	С	G	А
S-8252AAH-I6T1U	С	G	Н
S-8252AAM-I6T1U	С	G	М
S-8252AAN-I6T1U	С	G	Ν

Remark Please contact our sales office for the products other than those specified above.










No. MP006-A-P-SD-2.0

TITLE	SOT236-A-PKG Dimensions
No.	MP006-A-P-SD-2.0
SCALE	
UNIT	mm
S	eiko Instruments Inc.










No. PG006-A-P-SD-2.0

TITLE	SNT-6A-A-PKG Dimensions
No.	PG006-A-P-SD-2.0
SCALE	
UNIT	mm
Seiko Instruments Inc.	



Seiko Instruments Inc.





※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。
 ※2. パッケージ中央にランドパターンを広げないでください (1.30 mm ~ 1.40 mm)。

- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - マスク開ロサイズと開口位置はランドパターンと合わせてください。 詳細は "SNTパッケージ活用の手引き"を参照してください。 3.
  - 4

%1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.). ※2. Do not widen the land pattern to the center of the package (1.30 mm ~ 1.40 mm).

Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.

- 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
- 3. Match the mask aperture size and aperture position with the land pattern.
- 4. Refer to "SNT Package User's Guide" for details.

※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。

※2. 请勿向封装中间扩展焊盘模式 (1.30 mm~1.40 mm)。

注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。

- 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在0.03 mm以下。
- 3. 掩膜的开口尺寸和开口位置请与焊盘模式对齐。
- 4. 详细内容请参阅 "SNT封装的应用指南"。

TITLE	SNT-6A-A-Land Recommendation
No.	PG006-A-L-SD-4.0
SCALE	
UNIT	mm
Seiko Instruments Inc.	

Т

No. PG006-A-L-SD-4.0



- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.