

## BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK

The S-8205A/B Series includes high-accuracy voltage detection circuits and delay circuits, in single use, makes it possible for users to monitor the status of 4-series or 5-series cell lithium-ion rechargeable battery.

The S-8205A/B Series is suitable for protecting lithium-ion rechargeable battery pack from overcharge, overdischarge, and overcurrent.

### ■ Features

- High-accuracy voltage detection function for each cell
 

Overcharge detection voltage n (n = 1 to 5)	3.55 V to 4.40 V <sup>*1</sup> (50 mV step)	Accuracy ±25 mV
Overcharge release voltage n (n = 1 to 5)	3.30 V to 4.40 V <sup>*2</sup>	Accuracy ±50 mV
Overdischarge detection voltage n (n = 1 to 5)	2.0 V to 3.2 V <sup>*1</sup> (100 mV step)	Accuracy ±80 mV
Overdischarge release voltage n (n = 1 to 5)	2.0 V to 3.4 V <sup>*3</sup>	Accuracy ±100 mV
- Discharge overcurrent detection in 2-step
 

Discharge overcurrent detection voltage	0.05 V to 0.30 V <sup>*4</sup> (50 mV step)	Accuracy ±15 mV
Short circuit detection voltage	0.50 V to 1.0 V <sup>*4</sup> (100 mV step)	Accuracy ±100 mV
- Charge overcurrent detection
 

Charge overcurrent detection voltage	-0.30 V to -0.05 V (50 mV step)	Accuracy ±30 mV
--------------------------------------	---------------------------------	-----------------
- Settable by external capacitor; Overcharge detection delay time, Overdischarge detection delay time, Discharge overcurrent detection delay time, Charge overcurrent detection delay time  
(Load short circuit detection delay time is internally fixed.)
- S-8205A Series: used for 4-series cell, S-8205B Series: used for 5-series cell
- Independent charging and discharge control by the control pins
- Power-down function "yes" / "no" is selectable.
- High-withstand voltage element  
Absolute maximum rating : 28 V
- Wide range of operation voltage  
2 V to 24 V
- Wide range of operation temperature  
Ta = -40°C to +85°C
- Low current consumption
 

During operation	40 μA max. (Ta = +25°C)
During power-down	0.1 μA max. (Ta = +25°C)
- Lead-free (Sn 100%), halogen-free<sup>\*5</sup>

\*1. The overcharge detection voltage n (n = 1 to 5) and overdischarge detection voltage (n = 1 to 5) are not selectable if the voltage difference between them is 0.6 V or less.

\*2. Overcharge hysteresis voltage n (n = 1 to 5) is selectable in 0 V, or in 0.1 V to 0.4 V in 50 mV step.  
(Overcharge hysteresis voltage = Overcharge detection voltage – Overcharge release voltage)

\*3. Overdischarge hysteresis voltage n (n = 1 to 5) is selectable in 0 V, or in 0.2 V to 0.7 V in 100 mV step.  
(Overdischarge hysteresis voltage = Overdischarge release voltage – Overdischarge detection voltage)

\*4. The discharge overcurrent detection voltage and load short circuit detection voltage are not selectable if the voltage difference between them is 0.3 V or less.

\*5. Refer to "■ Product Name Structure" for details.

### ■ Application


- Rechargeable lithium-ion battery pack

### ■ Package

- 16-Pin TSSOP

■ **Block Diagram**

1. S-8205A Series



**Remark** Diodes in the figure are parasitic diodes.


**Figure 1**

Seiko Instruments Inc.

**BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK**  
**S-8205A/B Series**

Rev.1.5\_01

**2. S-8205B Series**




**Remark** Diodes in the figure are parasitic diodes.

**Figure 2**

■ **Product Name Structure**

1. **Product Name**



\*1. Refer to tape specifications.

\*2. Refer to "3. Product Name List".

2. **Package**

**Table 1 Package Drawing Code**

Package Name	Dimension	Tape	Reel
16-Pin TSSOP	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-S1

# BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK

Rev.1.5\_01

S-8205A/B Series

## 3. Product Name List

**Table 2 S-8205A Series (For 4-Series Cell)**

Product Name	Overcharge Detection Voltage [V <sub>CU</sub> ]	Overcharge Release Voltage [V <sub>CL</sub> ]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent Detection Voltage [V <sub>DIOV</sub> ]	Load Short Circuit Detection Voltage [V <sub>SHORT</sub> ]	Charge Overcurrent Detection Voltage [V <sub>CIOV</sub> ]	0 V Battery Charge Function	Power-down Function	Delay Time*1
S-8205AAA-TCT1U	4.225 V	4.125 V	2.30 V	3.00 V	0.15 V	0.50 V	-0.10 V	Available	Yes	(1)
S-8205AAB-TCT1U	4.225 V	4.075 V	2.30 V	3.00 V	0.20 V	0.50 V	-0.10 V	Available	Yes	(1)

\*1. The delay time is set by the external capacitor.

But the discharge overcurrent release delay time ( $t_{DIOVR}$ ) and charge overcurrent release delay time ( $t_{CIOVR}$ ) are calculated by discharge overcurrent detection delay time ( $t_{DIOV}$ ) and charge overcurrent detection delay time ( $t_{CIOV}$ ) as the following equations. 1 [ms] (typ.) is the internal delay time of the S-8205A Series.

$$(1) t_{DIOVR} = t_{DIOV} \times 10 + 1 \text{ [ms] (typ.)}, t_{CIOVR} = t_{CIOV} \times 10 + 1 \text{ [ms] (typ.)}$$

$$(2) t_{DIOVR} = t_{DIOV} \times 0.05 + 1 \text{ [ms] (typ.)}, t_{CIOVR} = t_{CIOV} \times 0.05 + 1 \text{ [ms] (typ.)}$$

Moreover, refer to "8. Delay Time Setting" in "■ Operation" for calculational methods of delay times.

**Remark** Please contact our sales office for products with detection voltage values other than those specified above.

**Table 3 S-8205B Series (For 5-Series Cell)**

Product Name	Overcharge Detection Voltage [V <sub>CU</sub> ]	Overcharge Release Voltage [V <sub>CL</sub> ]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent Detection Voltage [V <sub>DIOV</sub> ]	Load Short Circuit Detection Voltage [V <sub>SHORT</sub> ]	Charge Overcurrent Detection Voltage [V <sub>CIOV</sub> ]	0 V Battery Charge Function	Power-down Function	Delay Time*1
S-8205BAA-TCT1U	4.225 V	4.125 V	2.30 V	3.00 V	0.15 V	0.50 V	-0.10 V	Available	Yes	(1)
S-8205BAB-TCT1U	4.225 V	4.075 V	2.30 V	3.00 V	0.20 V	0.50 V	-0.10 V	Available	Yes	(1)
S-8205BAC-TCT1U	4.200 V	4.100 V	2.50 V	3.20 V	0.10 V	0.80 V	-0.10 V	Available	Yes	(1)
S-8205BAD-TCT1U	4.200 V	4.000 V	2.70 V	3.00 V	0.15 V	1.00 V	-0.10 V	Available	Yes	(1)
S-8205BAE-TCT1U	4.200 V	4.100 V	2.50 V	3.20 V	0.15 V	0.50 V	-0.10 V	Available	Yes	(1)
S-8205BAF-TCT1U	4.200 V	4.050 V	2.70 V	3.00 V	0.20 V	0.50 V	-0.20 V	Available	Yes	(1)
S-8205BAG-TCT1U	4.250 V	4.150 V	2.70 V	3.00 V	0.20 V	0.50 V	-0.20 V	Available	Yes	(1)
S-8205BAH-TCT1U	4.250 V	4.050 V	2.00 V	2.50 V	0.15 V	0.50 V	-0.10 V	Available	Yes	(1)
S-8205BAI-TCT1U	4.225 V	4.075 V	2.30 V	3.00 V	0.10 V	0.50 V	-0.05 V	Unavailable	Yes	(1)
S-8205BAJ-TCT1U	4.200 V	4.100 V	2.50 V	3.20 V	0.10 V	0.80 V	-0.10 V	Available	Yes	(2)
S-8205BAK-TCT1U	4.200 V	4.000 V	2.70 V	3.00 V	0.15 V	1.00 V	-0.10 V	Available	Yes	(2)
S-8205BAL-TCT1U	4.250 V	4.100 V	2.70 V	3.00 V	0.15 V	0.50 V	-0.10 V	Available	No	(2)
S-8205BAP-TCT1U	4.200 V	4.100 V	2.50 V	3.20 V	0.10 V	0.80 V	-0.10 V	Available	No	(2)
S-8205BAQ-TCT1U	3.900 V	3.750 V	2.00 V	2.70 V	0.20 V	0.50 V	-0.15 V	Available	Yes	(1)

\*1. The delay time is set by the external capacitor.

But the discharge overcurrent release delay time ( $t_{DIOVR}$ ) and charge overcurrent release delay time ( $t_{CIOVR}$ ) are calculated by discharge overcurrent detection delay time ( $t_{DIOV}$ ) and charge overcurrent detection delay time ( $t_{CIOV}$ ) as the following equations. 1 [ms] (typ.) is the internal delay time of the S-8205B Series.

$$(1) t_{DIOVR} = t_{DIOV} \times 10 + 1 \text{ [ms] (typ.)}, t_{CIOVR} = t_{CIOV} \times 10 + 1 \text{ [ms] (typ.)}$$

$$(2) t_{DIOVR} = t_{DIOV} \times 0.05 + 1 \text{ [ms] (typ.)}, t_{CIOVR} = t_{CIOV} \times 0.05 + 1 \text{ [ms] (typ.)}$$

Moreover, refer to "8. Delay Time Setting" in "■ Operation" for calculational methods of delay times.

**Remark** Please contact our sales office for products with detection voltage values other than those specified above.

■ Pin Configuration




Figure 3

Table 4

Pin No.	Symbol	Description
1	VM	Pin for voltage detection between VSS pin and VM pin
2	CO	FET gate connection pin for charge control (Pch open-drain output) Pin for voltage detection between VSS pin and CO pin
3	DO	FET gate connection pin for discharge control FET (CMOS output)
4	VINI	Pin for voltage detection between VSS pin and VINI pin
5	CTLC	Control pin for charge FET
6	CTLD	Control pin for discharge FET
7	CCT	Capacitor connection pin for delay for overcharge detection voltage
8	CDT	Capacitor connection pin for delay for overdischarge detection voltage
9	CIT	Capacitor connection pin for delay for discharge overcurrent detection, charge overcurrent detection
10	VSS	Input pin for negative power supply, Connection pin for battery 5's negative voltage
11	VC5	Connection pin for battery 4's negative voltage, Connection pin for battery 5's positive voltage
12	VC4	Connection pin for battery 3's negative voltage, Connection pin for battery 4's positive voltage
13	VC3	Connection pin for battery 2's negative voltage, Connection pin for battery 3's positive voltage
14	VC2	Connection pin for battery 1's negative voltage, Connection pin for battery 2's positive voltage
15	VC1	Connection pin for battery 1's positive voltage
16	VDD	Input pin for positive power supply, Connection pin for battery 1's positive voltage

■ **Absolute Maximum Ratings**

**Table 5**


(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V <sub>DS</sub>	VDD	V <sub>SS</sub> - 0.3 to V <sub>SS</sub> + 28	V
Input pin voltage 1	V <sub>IN1</sub>	VC1, VC2, VC3, VC4, VC5, CTLC, CTLD, CCT, CDT, CIT	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
Input pin voltage 2	V <sub>IN2</sub>	VM, VINI	V <sub>DD</sub> - 28 to V <sub>DD</sub> + 0.3	V
DO pin output voltage	V <sub>DO</sub>	DO	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
CO pin input and output voltage	V <sub>CO</sub>	CO	V <sub>DD</sub> - 28 to V <sub>DD</sub> + 0.3	V
Power dissipation	P <sub>D</sub>	-	1100 <sup>*1</sup>	mW
Operation ambient temperature	T <sub>opr</sub>	-	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-	-40 to +125	°C

\*1. When mounted on board  
 [Mounted board]

- (1) Board size: 114.3 mm × 76.2 mm × t1.6 mm
- (2) Board name: JEDEC STANDARD51-7

**Caution** The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



**Figure 4 Power Dissipation of Package (When Mounted on Board)**

■ **Electrical Characteristics**

**Table 6 (1 / 2)**

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
<b>Detection Voltage</b>							
Overcharge detection voltage n (n = 1, 2, 3, 4, 5)	V <sub>CU<sub>n</sub></sub>	V1 = V2 = V3 = V4 = V5*1 = V <sub>CU</sub> - 0.05 V	V <sub>CU</sub> - 0.025	V <sub>CU</sub>	V <sub>CU</sub> + 0.025	V	2
Overcharge release voltage n (n = 1, 2, 3, 4, 5)	V <sub>CL<sub>n</sub></sub>	-	V <sub>CL</sub> - 0.05	V <sub>CL</sub>	V <sub>CL</sub> + 0.05	V	2
Overdischarge detection voltage n (n = 1, 2, 3, 4, 5)	V <sub>DL<sub>n</sub></sub>	-	V <sub>DL</sub> - 0.08	V <sub>DL</sub>	V <sub>DL</sub> + 0.08	V	2
Overdischarge release voltage n (n = 1, 2, 3, 4, 5)	V <sub>DU<sub>n</sub></sub>	-	V <sub>DU</sub> - 0.10	V <sub>DU</sub>	V <sub>DU</sub> + 0.10	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>	-	V <sub>DIOV</sub> - 0.015	V <sub>DIOV</sub>	V <sub>DIOV</sub> + 0.015	V	2
Load short circuit detection voltage	V <sub>SHORT</sub>	-	V <sub>SHORT</sub> - 0.10	V <sub>SHORT</sub>	V <sub>SHORT</sub> + 0.10	V	2
Charge overcurrent detection voltage	V <sub>CIOV</sub>	-	V <sub>CIOV</sub> - 0.03	V <sub>CIOV</sub>	V <sub>CIOV</sub> + 0.03	V	2
Temperature coefficient 1*2	T <sub>COE1</sub>	Ta = 0°C to 50°C*4	-1.0	0	1.0	mV/°C	-
Temperature coefficient 2*3	T <sub>COE2</sub>	Ta = 0°C to 50°C*4	-0.5	0	0.5	mV/°C	-
<b>Delay Time Function*5</b>							
CCT pin internal resistance	R <sub>CCT</sub>	V1 = 4.5 V, V2 = V3 = V4 = V5*1 = 3.5 V	6.15	8.31	10.2	MΩ	3
CDT pin internal resistance	R <sub>CDT</sub>	V1 = 1.5 V, V2 = V3 = V4 = V5*1 = 3.5 V	615	831	1020	kΩ	3
CIT pin internal resistance	R <sub>CIT</sub>	-	123	166	204	kΩ	3
CCT pin detection voltage	V <sub>CCT</sub>	V1 = 4.5 V, V2 = V3 = V4 = V5*1 = 3.5 V	V <sub>DS</sub> × 0.68	V <sub>DS</sub> × 0.70	V <sub>DS</sub> × 0.72	V	3
CDT pin detection voltage	V <sub>CDT</sub>	V1 = 1.5 V, V2 = V3 = V4 = V5*1 = 3.5 V	V <sub>DS</sub> × 0.68	V <sub>DS</sub> × 0.70	V <sub>DS</sub> × 0.72	V	3
CIT pin detection voltage	V <sub>CIT</sub>	V6 = V <sub>DIOV</sub> + 0.015 V	V <sub>DS</sub> × 0.68	V <sub>DS</sub> × 0.70	V <sub>DS</sub> × 0.72	V	3
Load short circuit detection delay time	t <sub>SHORT</sub>	-	100	300	600	μs	2
CTL <sub>C</sub> pin response time	t <sub>CTL<sub>C</sub></sub>	-	-	-	2.5	ms	2
CTL <sub>D</sub> pin response time	t <sub>CTL<sub>D</sub></sub>	-	-	-	2.5	ms	2
<b>0 V Battery Charge Function</b>							
0 V battery charge starting charger voltage	V <sub>0CHA</sub>	0 V battery charge function "available" V1 = V2 = V3 = V4 = V5*1 = 0 V	-	0.8	1.5	V	4
0 V battery charge inhibition battery voltage	V <sub>0INH</sub>	0 V battery charge function "unavailable"	0.4	0.7	1.1	V	2
<b>Internal Resistance</b>							
CTL <sub>C</sub> pin internal resistance	R <sub>CTL<sub>C</sub></sub>	-	7	10	13	MΩ	5
CTL <sub>D</sub> pin internal resistance	R <sub>CTL<sub>D</sub></sub>	-	7	10	13	MΩ	5
Resistance between VM pin and VDD pin*6	R <sub>VMD</sub>	V1 = V2 = V3 = V4 = V5*1 = 1.8 V	450	900	1800	kΩ	5
Resistance between VM pin and VSS pin	R <sub>VMS</sub>	-	250	500	750	kΩ	5



# BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series

Rev.1.5\_01

Table 6 (2 / 2)

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
<b>Input Voltage</b>							
Operation voltage between VDD pin and VSS pin <sup>*7</sup>	V <sub>DSOP</sub>	Fixed output voltage of DO pin and CO pin	2	–	24	V	–
CTLC pin change voltage <sup>*7</sup>	V <sub>CTLC</sub>	–	2.1	3.0	4.0	V	2
CTLD pin change voltage <sup>*7</sup>	V <sub>CTLD</sub>	–	2.1	3.0	4.0	V	2
<b>Input Current</b>							
Current consumption during operation	I <sub>OP</sub>	–	–	20	40	μA	1
Current consumption during power-down <sup>*6</sup>	I <sub>PDN</sub>	V1 = V2 = V3 = V4 = V5 <sup>*1</sup> = 1.5 V	–	–	0.1	μA	1
VC1 pin current	I <sub>VC1</sub>	–	0	1.5	3.0	μA	5
VC2 pin current	I <sub>VC2</sub>	–	–1.0	0	1.0	μA	5
VC3 pin current	I <sub>VC3</sub>	–	–1.0	0	1.0	μA	5
VC4 pin current	I <sub>VC4</sub>	–	–1.0	0	1.0	μA	5
VC5 pin current	I <sub>VC5</sub>	S-8205A Series	–3.0	–1.5	0	μA	5
		S-8205B Series	–1.0	0	1.0	μA	5
<b>Output Current</b>							
CO pin source current	I <sub>COH</sub>	V13 = 0.5 V	10	–	–	μA	5
CO pin leakage current	I <sub>COL</sub>	S-8205A Series V1 = V2 = V3 = V4 = 6 V S-8205B Series V1 = V2 = V3 = V4 = V5 = 4.8 V	–	–	0.1	μA	5
DO pin source current	I <sub>DOH</sub>	V14 = 0.5 V	10	–	–	μA	5
DO pin sink current	I <sub>DOL</sub>	V15 = 0.5 V	–	–	–10	μA	5

\*1. Because S-8205A Series are the protection ICs for 4-series cell, there is no V5 for them.

\*2. Voltage temperature coefficient 1: Overcharge detection voltage

\*3. Voltage temperature coefficient 2: Discharge overcurrent detection voltage

\*4. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

\*5. Refer to "■ Operation" for details of delay time function.

\*6. For products with power-down function

\*7. The S-8205A/B Series does not operate detection if the operation voltage between VDD pin and VSS pin (V<sub>DSOP</sub>) is CTLC pin change voltage (V<sub>CTLC</sub>) or CTLD pin change voltage (V<sub>CTLD</sub>) or less.

## ■ Test Circuit

### 1. Current Consumption during Operation and Power-down (Test Circuit 1)

Set S1 and S2 to OFF.

#### 1. 1 Current Consumption during Operation ( $I_{OPE}$ )

Set  $V1 = V2 = V3 = V4 = 3.5$  V (S-8205A Series),  $V1 = V2 = V3 = V4 = V5 = 3.5$  V (S-8205B Series), S2 to ON.  $I_{SS}$  is the current consumption during operation ( $I_{OPE}$ ) at that time.

#### 1. 2 Current Consumption during Power-down ( $I_{PDN}$ ) (With power-down function)

Set  $V1 = V2 = V3 = V4 = 1.5$  V (S-8205A Series),  $V1 = V2 = V3 = V4 = V5 = 1.5$  V (S-8205B Series), S1 to ON.  $I_{SS}$  is the current consumption during power-down ( $I_{PDN}$ ) at that time.

### 2. Overcharge Detection Voltage, Overcharge Release Voltage, Overdischarge Detection Voltage, Overdischarge Release Voltage, Discharge Overcurrent Detection Voltage, Load Short Circuit Detection Voltage, Charge Overcurrent Detection Voltage, CTLC Pin Change Voltage, CTLD Pin Change Voltage, Load Short Circuit Detection Delay Time, CTLC Pin Response Time, CTLD Pin Response Time (Test Circuit 2)

Set S3 to OFF.

Confirm both  $V_{CO}$  and  $V_{DO}$  are in "H" (its voltage level is  $V_{DS} \times 0.9$  V or more) after setting  $V1 = V2 = V3 = V4 = 3.5$  V (S-8205A Series),  $V1 = V2 = V3 = V4 = V5 = 3.5$  V (S-8205B Series),  $V6 = V7 = V8 = 0$  V (this status is referred to as initial status 1).

#### 2. 1 Overcharge Detection Voltage ( $V_{CU1}$ ), Overcharge Release Voltage ( $V_{CL1}$ )

The overcharge detection voltage ( $V_{CU1}$ ) is V1 when the  $V_{CO}$  is set to "L" (its voltage level is  $V_{DS} \times 0.1$  V or less) after increasing V1 gradually after setting  $V1 = V2 = V3 = V4 = V_{CU} - 0.05$  V (S-8205A Series),  $V1 = V2 = V3 = V4 = V5 = V_{CU} - 0.05$  V (S-8205B Series) from the initial status 1. After that, decreasing V1 gradually, V1 is the overcharge release voltage ( $V_{CL1}$ ) when the  $V_{CO}$  is set to "H" after setting  $V2 = V3 = V4 = 3.5$  V (S-8205A Series),  $V2 = V3 = V4 = V5 = 3.5$  V (S-8205B Series).

#### 2. 2 Overdischarge Detection Voltage ( $V_{DL1}$ ), Overdischarge Release Voltage ( $V_{DU1}$ )

The overdischarge detection voltage ( $V_{DL1}$ ) is V1 when the  $V_{DO}$  is set to "L" after decreasing V1 gradually from the initial status 1. After that, increasing V1 gradually, V1 is the overdischarge release voltage ( $V_{DU1}$ ) when  $V_{DO}$  is set to "H".

By changing  $V_n$  ( $n = 2$  to 4: S-8205A Series,  $n = 2$  to 5: S-8205B Series), users can define the overcharge detection voltage ( $V_{CU_n}$ ), the overcharge release voltage ( $V_{CL_n}$ ), the overdischarge detection voltage ( $V_{DL_n}$ ), the overdischarge release voltage ( $V_{DU_n}$ ) as well when  $n = 1$ .

#### 2. 3 Discharge Overcurrent Detection Voltage ( $V_{DIOV}$ )

The discharge overcurrent detection voltage ( $V_{DIOV}$ ) is V6 when  $V_{DO}$  is set to "L" after increasing V6 gradually from the initial status 1.

#### 2. 4 Load Short Circuit Detection Voltage ( $V_{SHORT}$ )

The load short circuit detection voltage ( $V_{SHORT}$ ) is V6 when  $V_{DO}$  is set to "L" after increasing V6 gradually after setting S3 to ON from the initial status 1.

#### 2. 5 Charge Overcurrent Detection Voltage ( $V_{CIOV}$ )

The charge overcurrent detection voltage ( $V_{CIOV}$ ) is V6 when  $V_{CO}$  is set to "L" after decreasing V6 gradually from the initial status 1.

#### 2. 6 CTLC Pin Change Voltage ( $V_{CTLc}$ )

The CTLC pin change voltage ( $V_{CTLc}$ ) is V7 when  $V_{CO}$  is set to "L" after increasing V7 gradually from the initial status 1.

#### 2. 7 CTLD Pin Change Voltage ( $V_{CTLd}$ )

The CTLD pin change voltage ( $V_{CTLd}$ ) is V8 when  $V_{DO}$  is set to "L" after increasing V8 gradually from the initial status 1.

**2.8 Load Short Circuit Detection Delay Time ( $t_{\text{SHORT}}$ )**

Load short circuit detection delay time ( $t_{\text{SHORT}}$ ) is a period in which  $V_{\text{DO}}$  changes to "L" after changing  $V_6$  to 1.5 V instantaneously, after setting  $S_3$  to ON from the initial status 1.

**2.9 CTLC Pin Response Time ( $t_{\text{CTL C}}$ )**

CTLC pin response time ( $t_{\text{CTL C}}$ ) is a period in which  $V_{\text{CO}}$  changes to "L" after changing  $V_7 = V_{\text{DS}}$  instantaneously from the initial status 1.

**2.10 CTLD Pin Response Time ( $t_{\text{CTLD}}$ )**

CTLD pin response time ( $t_{\text{CTLD}}$ ) is a period in which  $V_{\text{DO}}$  changes to "L" after changing  $V_8 = V_{\text{DS}}$  instantaneously from the initial status 1.

**3. CCT Pin Internal Resistance, CDT Pin Internal Resistance, CIT Pin Internal Resistance, CCT Pin Detection Voltage, CDT Pin Detection Voltage, CIT Pin Detection Voltage (Test Circuit 3)**

Confirm both  $V_{\text{CO}}$  and  $V_{\text{DO}}$  are in "H" after setting  $V_1 = V_2 = V_3 = V_4 = 3.5 \text{ V}$  (S-8205A Series),  $V_1 = V_2 = V_3 = V_4 = V_5 = 3.5 \text{ V}$  (S-8205B Series),  $V_6 = V_9 = V_{10} = V_{11} = 0 \text{ V}$  (this status is referred to as initial status 2).

**3.1 CCT Pin Internal Resistance ( $R_{\text{CCT}}$ )**

The CCT pin internal resistance ( $R_{\text{CCT}}$ ) can be defined by  $R_{\text{CCT}} = V_{\text{DS}} / I_{\text{CCT}}$  by using  $I_{\text{CCT}}$  when setting  $V_1 = 4.5 \text{ V}$  from the initial status 2.

**3.2 CDT Pin Internal Resistance ( $R_{\text{CDT}}$ )**

The CDT pin internal resistance ( $R_{\text{CDT}}$ ) can be defined by  $R_{\text{CDT}} = V_{\text{DS}} / I_{\text{CDT}}$  by using  $I_{\text{CDT}}$  when setting  $V_1 = 1.5 \text{ V}$  from the initial status 2.

**3.3 CIT Pin Internal Resistance ( $R_{\text{CIT}}$ )**

The CIT pin internal resistance ( $R_{\text{CIT}}$ ) can be defined by  $R_{\text{CIT}} = V_{\text{DS}} / I_{\text{CIT}}$  by using  $I_{\text{CIT}}$  when setting  $V_6 = V_{\text{DIOV}} + 0.015 \text{ V}$  from the initial status 2.

**3.4 CCT Pin Detection Voltage ( $V_{\text{CCT}}$ )**

The CCT pin detection voltage ( $V_{\text{CCT}}$ ) is  $V_9$  when  $V_{\text{CO}}$  is set to "L" after increasing  $V_9$  gradually, after setting  $V_1 = 4.5 \text{ V}$  from the initial status 2.

**3.5 CDT Pin Detection Voltage ( $V_{\text{CDT}}$ )**

The CDT pin detection voltage ( $V_{\text{CDT}}$ ) is  $V_{10}$  when  $V_{\text{DO}}$  is set to "L" after increasing  $V_{10}$  gradually, after setting  $V_1 = 1.5 \text{ V}$  from the initial status 2.

**3.6 CIT Pin Detection Voltage ( $V_{\text{CIT}}$ )**

The CIT pin detection voltage ( $V_{\text{CIT}}$ ) is  $V_{11}$  when  $V_{\text{DO}}$  is set to "L" after increasing  $V_{11}$  gradually, after setting  $V_6 = V_{\text{DIOV}} + 0.015 \text{ V}$  from the initial status 2.

**4. 0 V Battery Charge Starting Charger Voltage (0 V Battery Charge Function "Available") (Test Circuit 4), 0 V Battery Charge Inhibition Battery Voltage (0 V Battery Charge Function "Unavailable") (Test Circuit 2)**

**4. 1 0 V Battery Charge Starting Charger Voltage ( $V_{0CHA}$ ) (0 V Battery Charge Function "Available")**

The 0 V battery charge starting charger voltage ( $V_{0CHA}$ ) is V12 when  $V_{CO}$  is 0.1 V or more after increasing V12 gradually after setting V1 = V2 = V3 = V4 = 0 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 0 V (S-8205B Series).

**4. 2 0 V Battery Charge Inhibition Battery Voltage ( $V_{0INH}$ ) (0 V Battery Charge Function "Unavailable")**

The 0 V battery charge inhibition battery voltage ( $V_{0INH}$ ) is V1 when  $V_{CO}$  is set to "L" after decreasing V1 gradually from the initial status 1.

**5. CTLC Pin Internal Resistance, CTLD Pin Internal Resistance, Resistance between VM Pin and VDD Pin, Resistance between VM Pin and VSS Pin, VC1 Pin Current, VC2 Pin Current, VC3 Pin Current, VC4 Pin Current, VC5 Pin Current, CO Pin Source Current, CO Pin Leakage Current, DO Pin Source Current, DO Pin Sink Current (Test Circuit 5)**

Set S1, S5, S6 and S7 to OFF, set S2 and S4 to ON.

Set V1 = V2 = V3 = V4 = 3.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series), V6 = V13 = V14 = V15 = V16 = 0 V (this status is referred to as initial status 3).

**5. 1 CTLC Pin Internal Resistance ( $R_{CTLC}$ )**

In the initial status 3, the value of CTLC pin internal resistance ( $R_{CTLC}$ ) can be defined by  $R_{CTLC} = V_{DS} / I_{CTLC}$  by using  $I_{CTLC}$ .

**5. 2 CTLD Pin Internal Resistance ( $R_{CTLD}$ )**

In the initial status 3, the value of CTLD pin internal resistance ( $R_{CTLD}$ ) can be defined by  $R_{CTLD} = V_{DS} / I_{CTLD}$  by using  $I_{CTLD}$ .

**5. 3 Resistance between VM Pin and VDD Pin ( $R_{VMD}$ ) (With power-down function)**

The value of resistance between VM pin and VDD pin ( $R_{VMD}$ ) can be defined by  $R_{VMD} = V_{DS} / I_{VM}$  by using  $I_{VM}$  when setting V1 = V2 = V3 = V4 = 1.8 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 1.8 V (S-8205B Series) from the initial status 3.

**5. 4 Resistance between VM Pin and VSS Pin ( $R_{VMS}$ )**

The value of resistance between VM pin and VSS pin ( $R_{VMS}$ ) can be defined by  $R_{VMS} = V_{DS} / I_{VM}$  by using  $I_{VM}$  when setting V6 = 1.5 V, S2 to OFF, S1 to ON from the initial status 3.

**5. 5 VC1 Pin Current ( $I_{VC1}$ ), VC2 Pin Current ( $I_{VC2}$ ), VC3 Pin Current ( $I_{VC3}$ ), VC4 Pin Current ( $I_{VC4}$ ), VC5 Pin Current ( $I_{VC5}$ )**

In the initial status 3,  $I_1$  is the VC1 pin current ( $I_{VC1}$ ),  $I_2$  is the VC2 pin current ( $I_{VC2}$ ),  $I_3$  is the VC3 pin current ( $I_{VC3}$ ),  $I_4$  is the VC4 pin current ( $I_{VC4}$ ),  $I_5$  is the VC5 pin current ( $I_{VC5}$ ).

**5. 6 CO Pin Source Current ( $I_{COH}$ ), CO Pin Leakage Current ( $I_{COL}$ )**

The CO pin source current ( $I_{COH}$ ) is  $I_{CO}$  when setting V13 = 0.5 V from the initial status 3. After that, the CO pin leakage current ( $I_{COL}$ ) is  $I_{CO}$  when setting V1 = V2 = V3 = V4 = 6 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 4.8 V (S-8205B Series), S4 to OFF, S5 to ON.

**5. 7 DO Pin Source Current ( $I_{DOH}$ ), DO Pin Sink Current ( $I_{DOL}$ )**

The DO pin source current ( $I_{DOH}$ ) is  $I_{DO}$  when setting V14 = 0.5 V, S6 to ON from the initial status 3. After that, the DO pin sink current ( $I_{DOL}$ ) is  $I_{DO}$  when setting V1 = V2 = V3 = V4 = 1.8 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 1.8 V (S-8205B Series), S6 to OFF, S7 to ON, V15 = 0.5 V.

# BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series

Rev.1.5\_01




Figure 5 Test Circuit 1




Figure 6 Test Circuit 2




Figure 7 Test Circuit 3




Figure 8 Test Circuit 4




Figure 9 Test Circuit 5

## ■ Operation

**Remark** Refer to "■ Connection Examples of Battery Protection IC".

### 1. Normal Status

In the S-8205A/B Series, both of CO pin and DO pin get the  $V_{DD}$  level when all values of battery voltage are in the range of overdischarge detection voltage ( $V_{DLn}$ ) to overcharge detection voltage ( $V_{CUH}$ ), and due to the discharge current, the VINI pin's voltage is in the range of charge overcurrent detection voltage ( $V_{CIOV}$ ) to discharge overcurrent detection voltage ( $V_{DIOV}$ ). This is the normal status. At this time, the charge and discharge FETs are on.

### 2. Overcharge Status

In the S-8205A/B Series, any voltage of the batteries increases to the level of  $V_{CUH}$  or more, the CO pin is set in high impedance. This is the overcharge status. The CO pin is pulled down to EB- by an external resistor so that the charge FET is turned off and it stops charging.

The overcharge status is released if either condition mentioned below is satisfied;

- (1) In case that the CO pin voltage is  $1 / 50 \times V_{DS}$  or less, and all voltages of the batteries which are  $V_{CUH}$  or more are in the level of overcharge release voltage ( $V_{CLn}$ ) or less.
- (2) In case that the CO pin voltage is  $1 / 50 \times V_{DS}$  or more, and all voltages of the batteries are in the level of  $V_{CUH}$  or less.

### 3. Overdischarge Status

In the S-8205A/B Series, when any voltage of the batteries decreases to the level of  $V_{DLn}$  or less, the DO pin voltage gets the  $V_{SS}$  level. This is the overdischarge status. The discharge FET is turned off and it stops discharging.

The overdischarge status is released if either condition mentioned below is satisfied;

- (1) In case that the VM pin voltage is in the  $V_{SS}$  level or less, and all voltages of the batteries are in the  $V_{DLn}$  level or more.
- (2) In case that the VM pin voltage is  $V_{DS} / 5$  (typ.) or less and the VM pin voltage is in the  $V_{SS}$  level or more, and all voltages of the batteries which are  $V_{DLn}$  or less are in the level of overdischarge release voltage ( $V_{DUH}$ ) or more.

### 4. Power-down Status (With power-down function)

In the S-8205A/B Series, when it reaches the overdischarge status, the VM pin is pulled up to the  $V_{DD}$  level by a resistor between VM pin and VDD pin ( $R_{VMD}$ ). If the VM pin voltage and the CO pin voltage increase to the level of  $V_{DS} / 5$  (typ.) or more, almost every circuit in the S-8205A/B stops working so that the current consumption decreases to the level of current consumption during power-down ( $I_{PDN}$ ) or less. This is the power-down status.

The power-down status is released if either condition mentioned below is satisfied;

- (1) The VM pin voltage gets  $V_{DS} / 5$  (typ.) or less.
- (2) The CO pin voltage gets  $V_{DS} / 5$  (typ.) or less.

### 5. Discharge Overcurrent Status

The discharging current increases more than a certain value. As a result, if the status in which the VINI pin voltage increases to the level of  $V_{DIOV}$  or more, the DO pin gets the  $V_{SS}$  level. This is the discharge overcurrent status. The discharge control FET is turned off and it stops discharging. In the status of discharge overcurrent, the CO pin is set in high impedance. The VM pin is pulled down to the  $V_{SS}$  level by a resistor between VM pin and VSS pin ( $R_{VMS}$ ).

S-8205A/B Series has two levels for discharge overcurrent detection ( $V_{DIOV}$ ,  $V_{SHORT}$ ).

The S-8205A/B Series' actions against load short circuit detection voltage ( $V_{SHORT}$ ) are as well in  $V_{DIOV}$ .

The discharge overcurrent status is released if the following condition is satisfied.

- (1) The VM pin voltage gets  $V_{DS} / 10$  (typ.) or less.

## 6. Charge Overcurrent Status

In the S-8205A/B Series, the charge current increases more than a certain value. As a result, if the status in which the VINI pin voltage decreases to the level of  $V_{CIOV}$  or less, the CO pin is set in high impedance. This is the charge overcurrent status. The charge control FET is turned off and it stops charging. In this charge overcurrent status, DO pin gets the  $V_{SS}$  level. The VM pin is pulled up to the  $V_{DD}$  level by resistance between VM pin and VDD pin ( $R_{VMD}$ ).

The charge overcurrent status is released if the following condition is satisfied.

- (1) The CO pin voltage gets  $1 / 50 \times V_{DS}$  (typ.) or more.

## 7. 0 V Battery Charge Function

In the S-8205A/B Series, regarding how to charge a discharged battery (0 V battery), users are able to select either function mentioned below.

- (1) Enable to charge a 0 V battery  
A 0 V battery is charged when charger voltage is more than 0 V battery charge starting charger voltage ( $V_{0CHA}$ ).
- (2) Inhibit charging a 0 V battery  
A 0 V battery is not charged when any battery voltage is 0 V battery charge inhibition battery voltage ( $V_{0INH}$ ) or less.

**Caution** When the VDD pin voltage is less than the minimum value of operation voltage between VDD pin and VSS pin ( $V_{DSOP}$ ), the S-8205A/B Series' action is not assured.

## 8. Delay Time Setting

In the S-8205A/B Series, users are able to set delay time for the period; from detecting any voltage of the batteries or detecting changes in the voltage at the VINI pin, to the output to the CO pin, DO pin. Each delay time is determined by a resistor in the IC and an external capacitor.

In the overcharge detection, when any voltage of the batteries gets  $V_{CUH}$  or more, the S-8205A/B Series starts charging to the CCT pin's capacitor ( $C_{CCT}$ ) via the CCT pin's internal resistor ( $R_{CCT}$ ). After a certain period, the CO pin is set in high impedance if the voltage at the CCT pin reaches the CCT pin detection voltage ( $V_{CCT}$ ). This period is overcharge detection delay time ( $t_{CU}$ ).

$t_{CU}$  is calculated using the following equation ( $V_{DS} = V1 + V2 + V3 + V4 + V5$ ).

$$\begin{aligned} t_{CU} [s] &= -\ln ( 1 - V_{CCT} / V_{DS} ) \times C_{CCT} [\mu F] \times R_{CCT} [M\Omega] \\ &= -\ln ( 1 - 0.7 \text{ (typ.)} ) \times C_{CCT} [\mu F] \times 8.31 [M\Omega] \text{ (typ.)} \\ &= 10.0 [M\Omega] \text{ (typ.)} \times C_{CCT} [\mu F] \end{aligned}$$

Overdischarge detection delay time ( $t_{DL}$ ), discharge overcurrent detection delay time ( $t_{DIOV}$ ), charge overcurrent detection delay time ( $t_{CIOV}$ ) are calculated using the following equations as well.

$$\begin{aligned} t_{DL} [ms] &= -\ln ( 1 - V_{CDT} / V_{DS} ) \times C_{CDT} [\mu F] \times R_{CDT} [k\Omega] \\ t_{DIOV} [ms] &= -\ln ( 1 - V_{CIT} / V_{DS} ) \times C_{CIT} [\mu F] \times R_{CIT} [k\Omega] \\ t_{CIOV} [ms] &= -\ln ( 1 - V_{CIT} / V_{DS} ) \times C_{CIT} [\mu F] \times R_{CIT} [k\Omega] \end{aligned}$$

In case  $C_{CCT} = C_{CDT} = C_{CIT} = 0.1 [\mu F]$ , each delay time  $t_{CU}$ ,  $t_{DL}$ ,  $t_{DIOV}$ ,  $t_{CIOV}$  is calculated as follows.

$$\begin{aligned} t_{CU} [s] &= 10.0 [M\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 1.0 [s] \text{ (typ.)} \\ t_{DL} [ms] &= 1000 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 100 [ms] \text{ (typ.)} \\ t_{DIOV} [ms] &= 200 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 20 [ms] \text{ (typ.)} \\ t_{CIOV} [ms] &= 200 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 20 [ms] \text{ (typ.)} \end{aligned}$$

Load short circuit detection delay time ( $t_{SHORT}$ ) is fixed internally.



**9. CTLC Pin and CTLD Pin**

The S-8205A/B Series has two pins to control.

The CTLC pin controls the CO pin, the CTLD pin controls the DO pin. Thus it is possible for users to control the CO pin and DO pin independently. These controls precede the battery protection circuit.

**Table 7 Conditions Set by CTLC Pin**

CTLC Pin	CO Pin
CTLC pin voltage $\geq V_{CTLC}$	High-Z
Open* <sup>1</sup>	High-Z
CTLC pin voltage $< V_{CTLC}$	Normal status* <sup>2</sup>

\*1. Pulled up by  $R_{CTLC}$  when CTLC pin is open.

\*2. The status is controlled by the voltage detection circuit.

**Table 8 Conditions Set by CTLD Pin**


CTLD Pin	DO Pin
CTLD pin voltage $\geq V_{CTLD}$	$V_{SS}$ level
Open* <sup>1</sup>	$V_{SS}$ level
CTLD pin voltage $< V_{CTLD}$	Normal status* <sup>2</sup>

\*1. Pulled up by  $R_{CTLD}$  when CTLD pin is open.

\*2. The status is controlled by the voltage detection circuit.

■ **Timing Chart**

**1. Overcharge Detection and Overdischarge Detection**




- \*1. <1>: Normal status  
 <2>: Overcharge status  
 <3>: Overdischarge status  
 <4>: Power-down status

**Remark** The charger is assumed to charge with a constant current.  $V_{EB-}$  indicates the open voltage of the charger.

**Figure 10**

2. Discharge Overcurrent Detection




\*1.  $\langle 1 \rangle$ : Normal status  
 $\langle 2 \rangle$ : Discharge overcurrent status

**Remark** The charger is assumed to charge with a constant current.  $V_{EB-}$  indicates the open voltage of the charger.

Figure 11

**3. Charge Overcurrent Detection**



- \*1. <1>: Normal status  
 <2>: charge overcurrent status  
 <3>: Overdischarge status  
 <4>: Power-down status

**Remark** The charger is assumed to charge with a constant current.  $V_{EB-}$  indicates the open voltage of the charger.

**Figure 12**

■ **Connection Examples of Battery Protection IC**

**1. S-8205A Series (4-Series Cell)**




Figure 13

**2. S-8205B Series (5-Series Cell)**





Figure 14

■ **Application Circuit**



**Figure 15 Overheat Protection via PTC**

**[For PTC, contact]**

Murata Manufacturing Co., Ltd.  
 Thermistor Products Department  
 Nagaokakyo-shi, Kyoto 617-8555 Japan  
 TEL +81-75-955-6863  
 Contact Us: <http://www.murata.com/contact/index.html>

Table 9 Constants for External Components

Symbol	Min.	Typ.	Max.	Unit
R <sub>VC1</sub> <sup>*1</sup>	0.47	1	1	kΩ
R <sub>VC2</sub> <sup>*1</sup>	0.47	1	1	kΩ
R <sub>VC3</sub> <sup>*1</sup>	0.47	1	1	kΩ
R <sub>VC4</sub> <sup>*1</sup>	0.47	1	1	kΩ
R <sub>VC5</sub> <sup>*1</sup>	0.47	1	1	kΩ
R <sub>DO</sub>	1	5.1	10	kΩ
R <sub>CO</sub>	0.1	1	1	MΩ
R <sub>VM</sub>	3	5.1	10	kΩ
R <sub>CTL</sub>	0.1	1	1	kΩ
R <sub>CTLD</sub>	0.1	1	1	kΩ
R <sub>VINI</sub>	0.1	1	1	kΩ
R <sub>SENSE</sub>	0	–	–	mΩ
R <sub>VDD</sub> <sup>*1</sup>	43	100	100	Ω
C <sub>VC1</sub> <sup>*1</sup>	0.068	0.1	1	μF
C <sub>VC2</sub> <sup>*1</sup>	0.068	0.1	1	μF
C <sub>VC3</sub> <sup>*1</sup>	0.068	0.1	1	μF
C <sub>VC4</sub> <sup>*1</sup>	0.068	0.1	1	μF
C <sub>VC5</sub> <sup>*1</sup>	0.068	0.1	1	μF
C <sub>CC</sub>	0.01	0.1	–	μF
C <sub>CD</sub>	0.01	0.1	–	μF
C <sub>CI</sub>	0.02	0.1	–	μF
C <sub>VDD</sub> <sup>*1</sup>	0	1	10	μF

\*1. Set up a filter constant to be  $R_{VDD} \times C_{VDD} = 68 \mu\text{F} \cdot \Omega$  or more, and to be  $R_{VC1} \times C_{VC1} = R_{VC2} \times C_{VC2} = R_{VC3} \times C_{VC3} = R_{VC4} \times C_{VC4} = R_{VC5} \times C_{VC5} = R_{VDD} \times C_{VDD}$ .

**Caution 1.** The above constants may be changed without notice.

- It is recommended that filter constants between VDD pin and VSS pin should be set approximately to  $100 \mu\text{F} \cdot \Omega$ .

e.g.,  $C_{VDD} \times R_{VDD} = 1.0 \mu\text{F} \times 100 \Omega = 100 \mu\text{F} \cdot \Omega$

Sufficient evaluation of transient power supply fluctuation and overcurrent protection function with the actual application is needed to determine the proper constants. Contact our sales office in case the constants should be set to other than  $100 \mu\text{F} \cdot \Omega$ .

- It has not been confirmed whether the operation is normal or not in circuits other than the example of connection. In addition, the example of connection and the constant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.

■ **Precautions**


- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Batteries can be connected in any order, however, there may be cases when discharging cannot be performed when a battery is connected. In this case, short the VM pin and VSS pin or connect the battery charger to return to the normal mode.
- If both an overcharge battery and an overdischarge battery are included among the whole batteries, the condition is set in overcharge status and overdischarge status. Therefore either charging or discharging is impossible.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.




■ Characteristics (Typical Data)

1. Current Consumption


1.1  $I_{OPE}$  VS  $V_{DS}$




1.2  $I_{OPE}$  VS  $T_a$



1.3  $I_{PDN}$  VS  $V_{DS}$




1.4  $I_{PDN}$  VS  $T_a$




**2. Overcharge Detection / Release Voltage, Overdischarge Detection / Release Voltage, Discharge Overcurrent Detection Voltage, Load Short Circuit Detection Voltage, Charge Overcurrent Detection Voltage**


**2.1  $V_{CU}$  vs  $T_a$**




**2.2  $V_{CL}$  vs  $T_a$**




**2.3  $V_{DL}$  vs  $T_a$**




**2.4  $V_{DU}$  vs  $T_a$**




**2.5  $V_{DIOV}$  vs  $T_a$**



**2.6  $V_{SHORT}$  vs  $T_a$**




**2.7  $V_{CIOV}$  vs  $T_a$**




**3. CCT Pin Internal Resistance / Detection Voltage, CDT Pin Internal Resistance / Detection Voltage, CIT Pin Internal Resistance / Detection Voltage and Short Circuit Detection Voltage Delay Time**


**3.1  $R_{CCT}$  vs  $T_a$**




**3.2  $V_{CCT}$  vs  $T_a$  ( $V_{DS} = 18.5$  V)**




**3.3  $R_{CDT}$  vs  $T_a$**




**3.4  $V_{CDT}$  vs  $T_a$  ( $V_{DS} = 15.5$  V)**




**3.5  $R_{CIT}$  vs  $T_a$**



**3.6  $V_{CIT}$  vs  $T_a$  ( $V_{DS} = 17.5$  V)**




**3.7  $t_{SHORT}$  vs  $T_a$**




**4. CO Pin Source / Leakage Current, DO Pin Source / Sink Current**


**4. 1  $I_{COH}$  vs  $V_{CO}$**




**4. 2  $I_{COL}$  vs  $V_{CO}$**




**4. 3  $I_{DOH}$  vs  $V_{DO}$**




**4. 4  $I_{DOL}$  vs  $V_{DO}$**





No. FT016-A-P-SD-1.1


TITLE	TSSOP16-A-PKG Dimensions
No.	FT016-A-P-SD-1.1
SCALE	
UNIT	mm
Seiko Instruments Inc.	




No. FT016-A-C-SD-1.1

TITLE	TSSOP16-A-Carrier Tape
No.	FT016-A-C-SD-1.1
SCALE	
UNIT	mm

Seiko Instruments Inc.



Enlarged drawing in the central part



No. FT016-A-R-S1-1.0

TITLE	TSSOP16-A- Reel		
No.	FT016-A-R-S1-1.0		
SCALE		QTY.	4,000
UNIT	mm		
Seiko Instruments Inc.			



Seiko Instruments Inc.  
[www.sii-ic.com](http://www.sii-ic.com)

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.