




DESCRIPTION

The PT6003 is a CMOS silicon gate driver IC for active matrix TFT LCD panels. After a start pulse is triggered, this device will generate 2-level high voltage pulses on the outputs sequentially for driving the TFT LCD panel gate lines. It supports 600/576/540/525/512/480 channel selectable function, shift up/down selectable function, and cascade function for dot expansion.

FEATURES

- 2-level gate driver for active matrix TFT LCD panels
- Selectable 600/576/540/525/512/480 output ports
- Logic voltage power supply: 2.3V to 3.6V
- High voltage LCD gate line control signals at VGL + 40V maximum.
- Maximum operating frequency at 200KHz
- Bi-directional shift up/down function
- Power on reset function
- COF package

BLOCK DIAGRAM






ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT6003	COF	-

PIN CONFIGURATION





PIN DESCRIPTION

Pin Name	I/O	Description																																													
SEL_R SEL_L	I	<p>SEL (SEL_R and SEL_L) determine the input/output direction of CPV, OEV and AOV (when left open, SEL="H").</p> <table border="1"> <thead> <tr> <th>SEL</th> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>CPV_L OEV_L AOV_L</td> <td>CPV_R OEV_R AOV_R</td> </tr> <tr> <td>L</td> <td>CPV_R OEV_R AOV_R</td> <td>CPV_L OEV_L AOV_L</td> </tr> </tbody> </table>	SEL	Input	Output	H	CPV_L OEV_L AOV_L	CPV_R OEV_R AOV_R	L	CPV_R OEV_R AOV_R	CPV_L OEV_L AOV_L																																				
SEL	Input	Output																																													
H	CPV_L OEV_L AOV_L	CPV_R OEV_R AOV_R																																													
L	CPV_R OEV_R AOV_R	CPV_L OEV_L AOV_L																																													
CPV_R CPV_L	I/O	The shift register data is shifted on the rising edge of CPV (CPV_R and CPV_L).																																													
STV_R STV_L	I/O	<p>When one of these terminals operates as input, the start pulse data is read at the rising edge of CPV.</p> <p>When one of these terminals operates as output, the start pulse operates as the next chip's start pulse input. The output pulse is generated at the falling edge of CPV.</p> <p>Depending on UD, STV_R and STV_L become input or output.</p> <table border="1"> <thead> <tr> <th>UD</th> <th>STV_L</th> <th>STV_R</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	UD	STV_L	STV_R	H	Input	Output	L	Output	Input																																				
UD	STV_L	STV_R																																													
H	Input	Output																																													
L	Output	Input																																													
OSEL1_L OSEL2_L OSEL3_L OSEL1_R OSEL2_R OSEL3_R	I	<p>OSEL (OSEL1, OSEL2 and OSEL3) pins determine the number of output. (when left open, OSEL = "H")</p> <table border="1"> <thead> <tr> <th>OSEL1</th> <th>OSEL2</th> <th>OSEL3</th> <th># of ch</th> <th>Non-output Pin</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>600</td> <td>No non-output pin</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>576</td> <td>O289~O312 (Fixed to VGL)</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>540</td> <td>O271~O330 (Fixed to VGL)</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>525</td> <td>O263~O337 (Fixed to VGL)</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>512</td> <td>O257~O344 (Fixed to VGL)</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>480</td> <td>O241~O360 (Fixed to VGL)</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	OSEL1	OSEL2	OSEL3	# of ch	Non-output Pin	H	H	H	600	No non-output pin	H	H	L	576	O289~O312 (Fixed to VGL)	H	L	H	540	O271~O330 (Fixed to VGL)	H	L	L	Reserved	Reserved	L	H	H	525	O263~O337 (Fixed to VGL)	L	H	L	512	O257~O344 (Fixed to VGL)	L	L	H	480	O241~O360 (Fixed to VGL)	L	L	L	Reserved	Reserved
OSEL1	OSEL2	OSEL3	# of ch	Non-output Pin																																											
H	H	H	600	No non-output pin																																											
H	H	L	576	O289~O312 (Fixed to VGL)																																											
H	L	H	540	O271~O330 (Fixed to VGL)																																											
H	L	L	Reserved	Reserved																																											
L	H	H	525	O263~O337 (Fixed to VGL)																																											
L	H	L	512	O257~O344 (Fixed to VGL)																																											
L	L	H	480	O241~O360 (Fixed to VGL)																																											
L	L	L	Reserved	Reserved																																											
UD_L UD_R	I	<p>Input with internal pull high to control the shift direction.</p> <p>UD = "H" (UD_L & UD_R): STV_L → O1 → ... → O600 → STV_R</p> <p>UD = "L" (UD_L & UD_R): STV_R → O600 → ... → O1 → STV_L</p>																																													
OEV_L OEV_R	I/O	Output enable pin. These pins control O1 to O600 outputs to VGL state. OEV (OEV_R & OEV_L) is not synchronous to CPV.																																													
OESEL_L OESEL_R	I	<p>Input pin to select the OEV (OEV_R and OEV_L) active state. Internal pull high.</p> <p>OESEL = "L": OEV is active high, i.e., when OEV is high then O1 to O600 output VGL.</p> <p>OESEL = "H": OEV is active low, i.e., when OEV is low then O1 to O600 output VGL.</p>																																													
AOV_L AOV_R	I/O	When AOV="L" (AOV_R & AOV_L), O1 to O600 are driven to VGH. AOV is not synchronous to CPV, and has higher priority over OEV. Internal pull high.																																													
O1 ~ O600	O	The output for LCD drives data which are level-shifted from shift registers.																																													
O0, O601	O	These pins output VGL level regardless of shift data.																																													
VGH	P	Power supply for high voltage circuits and high level voltage supply for LCD control.																																													
VGL	P	Ground for high voltage circuits and low level voltage supply for LCD control.																																													
VDD	P	Power supply for logic circuits.																																													
VSS	P	Ground for logic circuits.																																													



IMPORTANT NOTICE

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time.

PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp.
2F, 233-1, Baociao Road,
Sindian, Taipei 23145, Taiwan
Tel: 886-2-66296288
Fax: 886-2-29174598
<http://www.princeton.com.tw>