

## DESCRIPTION

The PT6001 is a CMOS silicon gate driver IC for active matrix TFT LCD panels. After a start pulse is triggered, this device will generate 2-level high voltage pulses on the outputs sequentially for driving the LCD panel gate lines. It supports 200/240/256/263/270 channel selectable function, shift up/down selectable function, and cascade function for dot expansion.

This device can be used to implement XGA/SXGA/WXGA/SXGA+/WXGA+ and other resolutions panels.


## FEATURES

- 2-level gate driver for active matrix TFT LCD panels
- Selectable 200/240/256/263/270 output ports
- Logic voltage power supply: 2.3V to 4.2V
- High voltage LCD gate line control signals at VGL + 45V maximum.
- Maximum operating frequency at 200KHz
- Bi-directional shift up/down function
- Power on reset function
- AOV (All-On) function
- PCB-less applications
- COF package

## APPLICATION

- Game console



## BLOCK DIAGRAM



## ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT6001	COF	-

## PIN ASSIGNMENT



## PIN DESCRIPTION

Symbol	Pin Name	I/O	Description																																				
SEL	Input/Output selection	I	<p>SEL determine the input/output direction of CPV, UD, OEV and AOV (when left open, SEL="L"). Although SEL is internally pulled down, be sure to connect SEL to VSS when the input of this pin is fixed to "L".</p> <table border="1"> <thead> <tr> <th>SEL</th> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td rowspan="4">H</td> <td>CPV1</td> <td>CPV2</td> </tr> <tr> <td>UD1</td> <td>UD2</td> </tr> <tr> <td>OEV1</td> <td>OEV2</td> </tr> <tr> <td>AOV1</td> <td>AOV2</td> </tr> <tr> <td rowspan="4">L</td> <td>CPV2</td> <td>CPV1</td> </tr> <tr> <td>UD2</td> <td>UD1</td> </tr> <tr> <td>OEV2</td> <td>OEV1</td> </tr> <tr> <td>AOV2</td> <td>AOV1</td> </tr> </tbody> </table>	SEL	Input	Output	H	CPV1	CPV2	UD1	UD2	OEV1	OEV2	AOV1	AOV2	L	CPV2	CPV1	UD2	UD1	OEV2	OEV1	AOV2	AOV1															
SEL	Input	Output																																					
H	CPV1	CPV2																																					
	UD1	UD2																																					
	OEV1	OEV2																																					
	AOV1	AOV2																																					
L	CPV2	CPV1																																					
	UD2	UD1																																					
	OEV2	OEV1																																					
	AOV2	AOV1																																					
CPV1 CPV2	Shift clock	I/O	The shift register data is shifted on the rising edge of CPV.																																				
STV1 STV2	Shift data input/output	I/O	<p>When one of these terminals operates as input, the start pulse data is read at the rising edge of CPV.</p> <p>When one of these terminals operates as output, the start pulse operates as the next chip's start pulse input. The output pulse is generated at the falling edge of CPV.</p> <p>Depending on UD, STV1 and STV2 become input or output.</p> <table border="1"> <thead> <tr> <th>UD</th> <th>STV1</th> <th>STV2</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	UD	STV1	STV2	H	Input	Output	L	Output	Input																											
UD	STV1	STV2																																					
H	Input	Output																																					
L	Output	Input																																					
OSEL1 OSEL2 OSEL3	Output channel selection	I	<p>OSEL pins determine the number of output. (when left open, OSEL="L") Although OSEL is internally pulled down, be sure to connect OSEL to VSS when the input of this pin is fixed to "L".</p> <table border="1"> <thead> <tr> <th>OSEL1</th> <th>OSEL2</th> <th>OSEL3</th> <th># of ch</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>200</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>240</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>256</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>263</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>270</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>Invalid</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>Invalid</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>Invalid</td> </tr> </tbody> </table>	OSEL1	OSEL2	OSEL3	# of ch	L	L	L	200	H	L	L	240	L	H	L	256	H	H	L	263	L	L	H	270	H	L	H	Invalid	L	H	H	Invalid	H	H	H	Invalid
OSEL1	OSEL2	OSEL3	# of ch																																				
L	L	L	200																																				
H	L	L	240																																				
L	H	L	256																																				
H	H	L	263																																				
L	L	H	270																																				
H	L	H	Invalid																																				
L	H	H	Invalid																																				
H	H	H	Invalid																																				
UD1 UD2	Shift direction control	I/O	<p>UD="H": STV1 → O1 → ... → O270 → STV2</p> <p>UD="L": STV2 → O270 → ... → O1 → STV1</p> <p>(when left open, UD="L") Although UD is internally pulled down, be sure to connect UD to VSS when the input of this pin is fixed to "L".</p>																																				
OEV1 OEV2	Output enable	I/O	When OEV="H", O1 to O270 are driven to VGL. OEV is not synchronized to CPV.																																				
AOV1 AOV2	All output-on	I/O	<p>When AOV="L", O1 to O270 are driven to VGH. AOV is not synchronized to CPV, and has higher priority over OEV. (when left open, AOV="H") Although AOV is internally pulled up, be sure to connect AOV to VDD when the input of this pin is fixed to "H".</p> <p>This function shall be used when the power is turned off.</p>																																				



Symbol	Pin Name	I/O	Description
O1 ~ O270	LCD driving output	O	The output for LCD drives data which are level-shifted from shift registers.
O0, O271	LCD auxiliary driving output	O	These pins output VGL level regardless of shift data.
VGH	LCD power supply 1	P	Power supply for high voltage circuits and high level voltage supply for LCD control.
VGL	LCD power supply 2	P	Ground for high voltage circuits and low level voltage supply for LCD control.
VDD	Logic power supply 1	P	Power supply for logic circuits.
VSS	Logic power supply 2	P	Ground for logic circuits.
VDD*	VDD output	O	VDD output.
VSS*	VSS output	O	VSS output
PASS	Pass signal	-	Signal pass through the device.

## **IMPORTANT NOTICE**

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time.

PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp.  
2F, 233-1, Baociao Road,  
Sindian Dist., New Taipei City 23145, Taiwan  
Tel: 886-2-66296288  
Fax: 886-2-29174598  
<http://www.princeton.com.tw>