

## DESCRIPTION

The PT16557 is 1/3 duty and 1/4 duty LCD display drivers that can directly drive up to 164 segments and can control up to four general-purpose output ports. These products also incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.

## FEATURES


- Key input function for up to 30 keys (A key scan is performed only when a key is pressed.)
- 1/3 duty and 1/4 duty drive schemes can be controlled from serial data.
- 1/2 bias and 1/3 bias drive schemes can be controlled from serial data.
- Capable of driving up to 126 segments using 1/3 duty and up to 164 segments using 1/4 duty.
- Sleep mode and all segments off functions that are controlled from serial data.
- Switching between key scan output and segment output can be controlled from the serial data.
- The key scan operation enabled/disabled state can be controlled from the serial data.

- Switching between segment output port and general-purpose output port can be controlled from serial data.
- The common and segment output waveform frame frequency can be controlled from the serial data.
- Switching between RC oscillator mode and external clock mode can be controlled from the serial data.
- Serial data I/O supports CCB format communication with the system controller.
- Direct display of display data without the use of a decoder provides high generality.
- Independent  $V_{LCD}$  for the LCD driver block.  
(When the logic block supply voltage  $V_{DD}$  is in the range 3.6 to 6.0V,  $V_{LCD}$  can be set to a voltage in the range  $0.75 \times V_{DD}$  to 6.0V, and when  $V_{DD}$  is in the range 2.7 to 3.6V,  $V_{LCD}$  can be set to a voltage in the range 2.7 to 6.0V.)
- Provision of an on-chip voltage-detection type reset circuit prevents incorrect displays.

## APPLICATION


- Electronic Equipment with LCD Display

## BLOCK DIAGRAM



# APPLICATION CIRCUITS


## 1.1 1/2 BIAS (FOR USE WITH NORMAL PANELS)



**Notes:**

- 1 Add a capacitor to the logic block power supply line so that the logic block power supply voltage  $V_{DD}$  rise time when power is applied and the logic block power supply voltage  $V_{DD}$  fall time when power drops are both at least 1ms, as the PT16557 is reset by the VDET.
- 2 When RC oscillator mode is used, the external resistor  $R_{osc}$  and the external capacitor  $C_{osc}$  must be connected between the OSC pin and ground, and when external clock mode is selected the current protection resistor  $R_g$  (4.7 to 47KΩ) must be connected between the OSC pin and the external clock output pin (external oscillator). (See the section on the OSC pin peripheral circuit.)
- 3 The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 and 10KΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.


## 1.2 1/2 BIAS (FOR USE WITH LARGE PANELS)



**Notes:**

- 1 Add a capacitor to the logic block power supply line so that the logic block power supply voltage  $V_{DD}$  rise time when power is applied and the logic block power supply voltage  $V_{DD}$  fall time when power drops are both at least 1ms, as the PT16557 is reset by the VDET.
- 2 When RC oscillator mode is used, the external resistor  $R_{osc}$  and the external capacitor  $C_{osc}$  must be connected between the OSC pin and ground, and when external clock mode is selected the current protection resistor  $R_g$  (4.7 to 47KΩ) must be connected between the OSC pin and the external clock output pin (external oscillator). (See the section on the OSC pin peripheral circuit.)
- 3 The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 and 10KΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.


### 1.3 1/3 BIAS (FOR USE WITH NORMAL PANELS)



**Notes:**

1. Add a capacitor to the logic block power supply line so that the logic block power supply voltage  $V_{DD}$  rise time when power is applied and the logic block power supply voltage  $V_{DD}$  fall time when power drops are both at least 1ms, as the PT16557 is reset by the VDET.
2. When RC oscillator mode is used, the external resistor  $R_{osc}$  and the external capacitor  $C_{osc}$  must be connected between the OSC pin and ground, and when external clock mode is selected the current protection resistor  $R_g$  (4.7 to 47KΩ) must be connected between the OSC pin and the external clock output pin (external oscillator). (See the section on the OSC pin peripheral circuit.)
3. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 and 10KΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

## 1.4 1/3 BIAS (FOR USE WITH LARGE PANELS)





## ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT16557-LQ	64 Pin, LQFP	PT16557-LQ

## PIN CONFIGURATION

