

# 16-bit Color LED Driver with PWM Control

## Description

The SN3726 is comprised of constant-current drivers designed for color LEDs. The output current value can be set using an external resistor. The output current value can be adjusted from 5mA to 60mA through the external resistor.

As a result, all outputs will have virtually the same current levels.

This driver incorporates 16-bit constant t-current outputs, a 16-bit shift register, a 16-bit latch and a 16-bit AND-gate circuit.

These drivers have been designed using the CMOS process.

## Features

- Output current capability and number of outputs: 60mA × 16 outputs
- Constant current range: 5mA to 60mA
- Application output voltage: ≥ 0.4V
- For anode-common LEDs
- Power supply voltage range,  $V_{DD} = 3.3V$  to  $5.5V$
- Serial and parallel data transfer rate: 20MHz (Max. cascade connection)
- Operating temperature range,  $T_A = -40^{\circ}C \sim +85^{\circ}C$
- Package: QFN-24
- Current accuracy (All output on)

Output voltage	Current Accuracy		Output Current
	Between Bits	Between ICs	
≥ 0.4V	±4%	±12%	5mA ~ 60mA

## Application

- Cellular phones
- MP3/MP4/CD/minidiskplayers
- Toys

## Block Diagram




Figure 1 Block Diagram

Typical Application Circuit





Figure 2 Typical Application Figure

## Pin Configuration




## Pin Description

No	Pin	I/O	Description
1	SERIAL-OUT	O	Output terminal for serial data input on SERIAL-IN terminal.
2	R-EXT	I	Input terminal used to connect an external resistor. This regulated the output current.
3	VDD	-	Supply voltage terminal.
4	GND	-	GND terminal for control logic.
5	SERIAL-IN	I	Input terminal for serial data for data shift register.
6	CLOCK	I	Input terminal for clock for data shift on rising edge.
7	$\overline{\text{LATCH}}$	I	Input terminal for data strobe. When the $\overline{\text{LATCH}}$ input is driven High, data is not latched. When it is pulled Low, data is latched.
8 ~ 23	$\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$	O	Constant-current output terminals.
24	$\overline{\text{ENABLE}}$	I	Input terminal for output enable. All outputs ( $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ ) are turned off, when the $\overline{\text{ENABLE}}$ terminal is driven High. And are turned on, when the terminal is driven Low.
	Thermal Pad	-	Connect to GND.

**Ordering Information**

Order Number	Package Type	Operating Temperature Range
SN3726JIR1	QFN-24	-40°C ~ +85°C






Figure 3 Timing Diagram

**Warning:** Latch circuit is leveled-latch circuit. Be careful because it is not triggered-latch circuit.

**Note :** The latches circuit holds data by pulling the *LATCH* terminal Low. And, when *LATCH* terminal is a High level, latch circuit doesn't hold data, and it passes from the input to the output. When *ENABLE* terminal is a Low level, output terminal *OUT0* to *OUT15* respond to the data, and on and off does. And, when *ENABLE* terminal is a High level, it offs with the output terminal regardless of the data.

**Truth Table**

CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0 ...OUT7 ... OUT15	SERIAL-OUT
↑	H	L	Dn	Dn ...Dn-7 ...Dn-15	Dn-15
↑	L	L	Dn+1	No change	Dn-14
↑	H	L	Dn+2	Dn+2 ...Dn-5 ...Dn-13	Dn-13
↓	X	L	Dn+3	Dn+2 ...Dn-5 ...Dn-13	Dn-13
↓	X	H	Dn+3	OFF	Dn-13

**Note :** **OUT0** to **OUT15** =On when  $D_n = H$ ; **OUT0** to **OUT15** =Off when  $D_n = L$ . In order to ensure that the level of the power supply voltage is correct, an external resistor must be connected between *R-EXT* and *GND.R*

## Absolute Maximum Ratings

Supply voltage, $V_{DD}$ -----	-0.3V ~ +6.0V
Input voltage, $V_{IN}$ -----	-0.2V ~ $V_{DD}+0.2V$
Operating temperature range, $T_A$ -----	-40°C ~ +85°C
Storage temperature range-----	-55°C ~ +150°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Condition

$T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$ , unless otherwise specified.

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply voltage	$V_{DD}$		3.3		5.5	V
Output voltage	$V_{OUT}$			0.7	4	V
Output current	$I_{OUT}$	Each DC 1 circuit	5		60	mA/ch
	$I_{OH}$	SERIAL-OUT			-1	mA
	$I_{OL}$	SERIAL-OUT			1	
Input voltage	$V_{IH}$		$0.7 \times V_{DD}$		$V_{DD}+0.15$	V
	$V_{IL}$		-0.15		$0.3 \times V_{DD}$	
Clock frequency	$f_{CLK}$	Cascade connected			20	MHz
$\overline{\text{LATCH}}$ pulse width	$t_{wLAT}$		50			ns
CLOCK pulse width	$t_{wCLK}$		25			ns
$\overline{\text{ENABLE}}$ pulse width (note )	$t_{wENA}$	Upper $I_{OUT} = 20\text{mA}$	2000			ns
		Lower $I_{OUT} = 20\text{mA}$	3000			
Set-up time for CLOCK terminal	$t_{SETUP1}$		10			ns
Hold time for CLOCK terminal	$t_{HOLD}$		10			ns
Set-up time for $\overline{\text{LATCH}}$ terminal	$t_{SETUP2}$		50			ns

Note : When the pulse of the Low level is inputted to the  $\overline{\text{ENABLE}}$  terminal held in the High level.

## Electrical Characteristics

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \sim 5.5\text{V}$ , unless otherwise specified.

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Supply voltage	$V_{DD}$	Normal operation		3.3		5.5	V
Output current	$I_{OUT1}$	$V_{OUT} = 0.4\text{V}$ $V_{DD} = 3.3\text{V}$	$R_{EXT} = 1\text{k}\Omega$	17.2	18.7	20.2	mA
	$I_{OUT2}$	$V_{OUT} = 0.4\text{V}$ $V_{DD} = 5\text{V}$		17.5	18.9	20.4	
Output current error between bits	$\Delta I_{OUT1}$	$V_{OUT} \geq 0.4\text{V}$ , All outputs on	$R_{EXT} = 1\text{k}\Omega$		$\pm 3$	$\pm 4$	%
Output leakage current input voltage	$I_{OZ}$	$V_{OUT} = 5.0\text{V}$				1	$\mu\text{A}$
Input voltage	$V_{IN}$			$0.7V_{DD}$		$V_{DD}$	V
				GND		$0.3V_{DD}$	
SOUT terminal voltage	$V_{OL}$	$I_{OL} = 1.0\text{mA}$ , $V_{DD} = 3.3\text{V}$				0.3	V
		$I_{OL} = 1.0\text{mA}$ , $V_{DD} = 5\text{V}$				0.3	
	$V_{OH}$	$I_{OH} = -1.0\text{mA}$ , $V_{DD} = 3.3\text{V}$		3			
		$I_{OH} = -1.0\text{mA}$ , $V_{DD} = 5\text{V}$		4.7			
Output current supply voltage regulation	$\%/V_{DD}$	When $V_{DD}$ is changed 3.3V to 5.5V			-1	-5	%
Pull-up resistor	$R_{(Up)}$	$\overline{\text{ENABLE}}$ terminal		115	230	460	k $\Omega$
Pull-down resistor	$R_{(Down)}$	$\overline{\text{LATCH}}$ terminal					
Supply current	$I_{DD(OFF)1}$	$V_{OUT} = 5\text{V}$	$R_{EXT} = \text{OPEN}$		0.18	0.25	mA
	$I_{DD(OFF)2}$	$V_{OUT} = 5\text{V}$ All outputs off	$R_{EXT} = 1\text{k}\Omega$	2	3.5	3.8	
	$I_{DD(ON)1}$	$V_{OUT} = 0.7\text{V}$ All outputs on	$R_{EXT} = 1\text{k}\Omega$		3.5	4	

### Switching Characteristics

T<sub>A</sub> = 25°C, unless otherwise specified.

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Propagation delay	t <sub>pLH1</sub>	CLK-OUT <sub>n</sub> , LATCH = "H" ENABLE = "L"		80	200	ns
	t <sub>pLH2</sub>	LATCH-OUT <sub>n</sub> , ENABLE = "L"		80	200	
	t <sub>pLH3</sub>	ENABLE-OUT <sub>n</sub> , LATCH = "H"		130	250	
	t <sub>pLH</sub>	CLK-SERIAL OUT	3	5		
	t <sub>pHL1</sub>	CLK-OUT <sub>n</sub> , LATCH = "H" ENABLE = "L"		160	250	
	t <sub>pHL2</sub>	LATCH-OUT <sub>n</sub> , ENABLE = "L"		160	250	
	t <sub>pHL3</sub>	ENABLE-OUT <sub>n</sub> , LATCH = "H"		200	350	
	t <sub>pLH</sub>	CLK-SERIAL OUT	4	6		
Output rise time	t <sub>or</sub>	10%~90% of voltage waveform	30	150	200	ns
Output fall time	t <sub>of</sub>	90%~10% of voltage waveform	150	200	250	ns
Maximum CLOCK rise time	t <sub>r</sub>	When not on PCB (Note )			5	us
Maximum CLOCK fall time	t <sub>f</sub>				5	us

Conditions: (Refer to test circuit.)

T<sub>opr</sub> = 25°C, V<sub>DD</sub>=V<sub>IH</sub>=3.3 V and 5 V, V<sub>OUT</sub> = 0.7 V, V<sub>IL</sub>=0 V, R<sub>EXT</sub>=1000Ω, V<sub>L</sub>=3.0 V, R<sub>L</sub>=60Ω, C<sub>L</sub>=10.5 pF

Note:

1. If the device is connected in a cascade and tr/ff for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully.
2. Delay between outputs. The SN3726 has graduated delay circuits between outputs. The fixed delay time is 5ns (typical), OUT1 has 5ns delay, OUT2 has 10 ns delay, etc. This delay prevents large inrush currents, which reduce power supply bypass capacitor requirements when the outputs turn on. The delay works during switch on and switch off of each output channel. LEDs that have not turned on before ENABLE is low will still turn on and off at the determined delayed time regardless of the state of ENABLE. Therefore, every LED will be illuminated for the amount of time ENABLE is pulled high.






Figure 4 Test Diagram

## Timing Waveform


### 1. CLOCK, SERIAL-IN, SERIAL-OUT



### 2. CLOCK, SERIAL-IN, LATCH, ENABLE, OUTn



### 3. OUTn



## Typical Operating Characteristics

### Adjusting Output Current


The output current of each channel is set by an external resistor  $R_{ext}$ , the relationship between  $I_{out}$  and  $R_{ext}$  is:

$$I_{out} = (V_{R-ext}/R_{ext}) \times 52$$

the  $V_{R-ext}$  is 0.36V in the SN3726, so we can count the  $I_{out}$  as :

$$I_{out} = 0.36 \times 52 / R_{ext}$$

As show in the figure below:



**Classification Reflow Profiles**

Profile Feature	Pb-Free Assembly
<b>Preheat &amp; Soak</b> Temperature min (T <sub>sm</sub> ) Temperature max (T <sub>sm</sub> ) Time (T <sub>sm</sub> to T <sub>sm</sub> ) (t <sub>s</sub> )	150°C 200°C 60-120 seconds
Average ramp-up rate (T <sub>sm</sub> to T <sub>p</sub> )	3°C/second max.
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	217°C 60-150 seconds
Peak package body temperature (T <sub>p</sub> )*	Max 260°C
Time (t <sub>p</sub> )** within 5°C of the specified classification temperature (T <sub>c</sub> )	Max 30 seconds
Average ramp-down rate (T <sub>p</sub> to T <sub>sm</sub> )	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 5 Classification Profile

Tape and Reel Information




NOTES:[技术要求]:

- 1.CARRIER TAPE COLOR:BLACK[载带颜色为黑色]
- 2.COVER TAPE WIDTH:9.50±0.10 [覆盖9.5±0.10宽载带]
- 3.COVER TAPE COLOR:TRANSPARENT [盖带颜色无色透明]
4. ANTISTATIC COATED 10<sup>3</sup>~10<sup>4</sup> OHMS/SQ.[单位面积表面阻抗为10<sup>3</sup>Ω/□~10<sup>4</sup>Ω/□]
- 5.10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20MAX.  
[10个特选定位孔间距累积公差0.20MAX.]
- 6.SUPPLIER:SM[供应商SM]
- 7.MOLD# WR99P(4×4×0.75/0.85)[载带规格WR99P(4×4×0.75/0.85)]
- 8.ALL DIMS IN mm.[所有单位为mm]
- 9.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES OF JCET PRESCRIBING.  
[禁止使用长电科技规定的一般环境管理物质]
- 10.THE DIRECTION OF VIEW: [视图方向: ]
- 11.SPECIAL FOR CUSTOMER SH-EN [砂基客户专用]

## Package Information

## QFN-24



*Note: All dimensions in millimeters unless otherwise stated.*

### IMPORTANT NOTICE

SI-EN Technology cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a SI-EN Technology product. SI-EN Technology reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its specifications, products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.