

Dual 1.3W Stereo Audio Amplifier

Description

The SN4066D is a dual bridge-connected audio power amplifier which, when connected to a 5V supply, will deliver 1.3W to an 8Ω load.

The SN4066D features a low-power consumption shutdown mode and thermal shutdown protection. It also utilizes circuitry to reduce “clicks and pops” during device turn-on.

Applications

- Cell phones, PDA, MP4,PMP
- Portable and desktop computers
- Desktops audio system
- Multimedia monitors

Key Specifications

- P_O at $R_L = 8\Omega$, $V_{DD} = 5V$
 THD+N = 1% ----- 1.3W (Typ.)
 THD+N = 10% ----- 1.6W (Typ.)
- P_O at $R_L = 8\Omega$, $V_{DD} = 4V$
 THD+N = 1% ----- 0.81W (Typ.)
- Shutdown current ----- 0.3μA (Typ.)
- Supply voltage range ----- 2.7V ~ 5.5V
- QFN-16 (3mm × 3mm) package

Features

- Suppress “click-and-pop”
- Thermal shutdown protection circuitry
- Micro power shutdown mode

Typical Application Circuit





Figure 1 Typical Application Circuit

Pin Configuration




Pin Description

No.	Pin	I/O	Description
1	+OUTA	O	Left channel +output.
2,11	V _{DD}	-	Supply voltage.
3	-OUTA	O	Left channel -output.
4	INA	I	Left channel Input.
5~7,13,14,16	GND	-	GND.
8	BYPASS	I	Bypass capacitor which provides the common mode voltage.
9	INB	I	Right channel input.
10	-OUTB	O	Right channel -output.
12	+OUTB	O	Right channel +output.
15	SHUTDOWN	I	Shutdown control, hold low for shutdown mode.
	Thermal Pad	-	Connect to GND.

Ordering Information

Order Number	Package Type	QTY/Reel	Operating Temperature Range
SN4066DJIR1	QFN-16	2500	-40°C ~ +85°C



Electrical Characteristics

The following specifications apply for $V_{DD}=3V$, unless otherwise noted.
Limits apply for $T_A = 25^{\circ}C$. (Note 1 or specified)

Symbol	Parameter	Condition	Typ.	Limit	Unit
I_{DD}	Quiescent power supply current	$V_{IN} = 0V, I_O = 0A$	2.6	6.5	mA(max)
I_{SD}	Shutdown current	GND applied to the shutdown pin	0.1	0.9	μA (max)
V_{IH}	Shutdown input voltage high			1.1	V(min)
V_{IL}	Shutdown input voltage low			0.4	V(max)
T_{WU}	Turn on time	1 μF bypass cap(C4) (Note 2)	110		ms

Electrical Characteristics Operation

The following specifications apply for $V_{DD}=3V$, unless otherwise noted. Limits apply for $T_A = 25^{\circ}C$. (Note 2 or specified)

Symbol	Parameter	Condition	Typ.	Limit	Unit
V_{OS}	Output offset voltage	$V_{IN}=0V$	2.5	25.0	mV
P_o	Output power	THD+N = 1%, $f = 1kHz, R_L = 8\Omega$	0.5		W
		THD+N = 10%, $f = 1kHz, R_L = 8\Omega$	0.6		W
THD+N	Total harmonic distortion+noise	1kHz, $A_{vd} = 2, R_L = 8\Omega, P_o = 0.3W$	0.1		%
PSRR	Power supply rejection ratio	Input floating, 217Hz, $V_{ripple} = 200mV_{p-p}$ $C4 = 1\mu F, R_L = 8\Omega$	75.0		dB
		Input floating 1kHz, $V_{ripple} = 200mV_{p-p}$ $C4 = 1\mu F, R_L = 8\Omega$	70.0		dB
		Input GND 217Hz, $V_{ripple} = 200mV_{p-p}$ $C4 = 1\mu F, R_L = 8\Omega$	62.0		dB
		Input GND 1kHz $V_{ripple} = 200mV_{p-p}$ $C4 = 1\mu F, R_L = 8\Omega$	62.0		dB
X_{talk}	Channel separation	$f = 1kHz, C4 = 1\mu F$	-100.0		dB
V_{NO}	Output noise voltage	1kHz, A-weighted	7.0		μV

Note 1: All parameters are production tested at 25°C, functional operation of the device and parameters specified over other temperature range, are guaranteed by design, characterization and process control.

Note 2: Guaranteed by design.

Typical Performance Characteristics




Figure 2 THD+N vs. Output Power




Figure 3 THD+N vs. Output Power




Figure 4 THD+N vs. Frequency




Figure 5 THD+N vs. Frequency




Figure 6 PSRR vs. Frequency




Figure 7 PSRR vs. Frequency




Figure 8 PSRR vs. Frequency




Figure 9 Crosstalk vs. Frequency




Figure 10 PSRR vs. Frequency




Figure 11 Noise Floor




Figure 12 Frequency Response




Figure 13 Frequency Response




Figure 14 Crosstalk vs. Frequency




Figure 15 Noise Floor




Figure 16 Dropout Voltage vs. Supply Voltage




Figure 17 Power Dissipation vs. Output Power




Figure 18 Output Power vs. Supply Voltage

Application Information

Exposed-Dap Package PCB Mounting Considerations

The SN4066D's QFN (die attach paddle) package provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper traces, ground plane and, finally, surrounding air.

The QFN package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is connected to a large plane of continuous unbroken copper. This plane forms a thermal mass and heat sink and radiation area. Place the heat sink area on either outside plane in the case of a two-sided PCB, or on an inner layer of a board with more than two layers.

Bridge Configuration Explanation

As shown in Figure 2, the SN4066D consists of two pairs of operational amplifiers, forming a two-channel (channel A and channel B) stereo amplifier. External feedback resistors R_2 , R_4 and input resistors R_1 and R_3 set the closed-loop gain of Amp A (-out) and Amp B (-out) whereas two internal $20\text{k}\Omega$ resistors set Amp A's (+out) and Amp B's (+out) gain at 1. The SN4066D drives a load, such speaker, connected between the two amplifier outputs, -OUTA and +OUTA.

Figure 2 shows that Amp A's (-out) output serves as Amp A's (+out) input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between -OUTA and +OUTA and driven differentially (commonly referred to as "bridge mode"). This results in a differential gain of

$$A_{VD} = 2 \times (R_f/R_i) \quad (1)$$

or

$$A_{VD} = 2 \times (R_2/R_1)$$

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. This produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing channel A's and channel B's outputs at half-supply. This eliminates the coupling capacitor that single supply, single ended amplifiers require. Eliminating an output coupling capacitor in a

single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

Power Dissipation

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a single ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L) \text{ Single-Ended} \quad (2)$$

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation for the same conditions.

The SN4066D has two operational amplifiers per channel. The maximum internal power dissipation per channel operating in the bridge mode is four times that of a single-ended amplifier. From Equation (3), assuming a 5V power supply and an 8Ω load, the maximum single channel power dissipation is 0.63W or 1.26W for stereo operation.

$$P_{DMAX} = 4 \times (V_{DD})^2 / (2\pi^2 R_L) \text{ Bridge Mode} \quad (3)$$

The SN4066D's power dissipation is twice that given by Equation (2) or Equation (3) when operating in the single-ended mode or bridge mode, respectively. Twice the maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA} \quad (4)$$

The SN4066D's $T_{JMAX} = 150^\circ\text{C}$. In the QFN package soldered to a DAP pad that expands to a copper area of 5in^2 on a PCB, the SN4066D's θ_{JA} is 23°C/W . At any given ambient temperature T_A , use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting P_{DMAX} for P_{DMAX}' results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the SN4066D's maximum junction temperature.

$$T_A = T_{JMAX} - 2 \times P_{DMAX} \theta_{JA} \quad (5)$$

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 85°C for the QFN package.

$$T_{JMAX} = P_{DMAX} \theta_{JA} + T_A \quad (6)$$

Equation (6) gives the maximum junction temperature T_{JMAX} . If the result violates the SN4066D's 150°C , reduce the maximum junction temperature by reducing the power supply voltage or increasing the load

resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases.

If the result of Equation (2) is greater than that of Equation (3), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. The θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance.)

Power Supply Bypassing

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10 μ F in parallel with a 0.1 μ F filter capacitor to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0 μ F tantalum bypass capacitance connected between the SN4066D's supply pins and ground. Keep the length of leads and traces that connect capacitors between the SN4066D's power supply pin and ground as short as possible.

Micro-Power Shutdown

The voltage applied to the SHUTDOWN pin controls the SN4066D's shutdown function. Activate micro-power shutdown by applying GND to the SHUTDOWN pin. When active, the SN4066D's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The low 0.3 μ A typical shutdown current is achieved by applying a voltage that is as near as GND as possible to the SHUTDOWN pin.

There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When use a switch, connect an external 100k resistor between the SHUTDOWN pin and GND. Select normal amplifier operation by closing the switch. Opening the switch sets the SHUTDOWN pin to ground through the 100k resistor, which activates the micropower shutdown. The switch and resistor guarantee that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin.

Driving the SHUTDOWN pin with active circuitry eliminates the pull up resistor.

Selecting Proper External Components

Optimizing the SN4066D's performance requires properly selecting external components. Though the SN4066D operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

The SN4066D is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as audio CODECs have outputs of 1VRMS (2.83VP-P). Please refer to the **Audio Power Amplifier Design** section for more information on selecting the proper gain.

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitors (C_1 and C_2) in Figure 2. A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150 Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

Besides effecting system cost and size, C_1 and C_2 have an effect on the SN4066D's click and pop performance. When the supply voltage is first applied, a transient (pop) is created as the charge on the input capacitor changes from zero to a quiescent state. The magnitude of the pop is directly proportional to the input capacitor's size. Higher value capacitors need more time to reach a quiescent DC voltage (usually $V_{DD}/2$) when charged with a fixed current. The amplifier's output charges the input capacitor through the feedback resistors, R_2 and R_4 . Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB frequency.

As shown in Figure 2, the input resistors (R_1 and R_3) and the input capacitors (C_1 and C_2) produce a -3dB high pass filter cutoff frequency that is found using Equation (7).

$$f_{-3dB} = 1/2\pi R_{in} C_{in} = 1/2\pi R_1 C_1 \quad (7)$$

As an example when using a speaker with a low frequency limit of 150Hz, C_1 , using Equation (7) is 0.053 μ F. The 0.33 μ F C_1 shown in Figure 2 allows the SN4066D to drive high efficiency, full range speaker whose response extends below 30Hz.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C4, the capacitor connected to the BYPASS pin. Since C4 determines how fast the SN4066D settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the SN4066D's outputs ramp to their quiescent DC voltage (nominally $1/2 V_{DD}$), the smaller the turn-on pop. Choosing C4 equal to $1.0\mu\text{F}$ along with a small value of C1 (in the range of $0.1\mu\text{F}$ to $0.39\mu\text{F}$), produces a click-less and pop-less shutdown function. As discussed above, choosing C1 no larger than necessary for the desired bandwidth helps minimize clicks and pops. Connecting a $1\mu\text{F}$ capacitor, C4, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR.

Optimizing Click and Pop Reduction Performance

The SN4066D contains circuitry that minimizes turn-on and shutdown transients or "clicks and pop". For this discussion, turn-on refers to either applying the power supply voltage or when the shutdown mode is deactivated. When the part is turned on, an internal current source changes the voltage of the BYPASS pin in a controlled, linear manner. Ideally, the input and outputs

track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $1/2 V_{DD}$. As soon as the voltage on the bypass pin is stable, the device becomes fully operational. Although the BYPASS pin current cannot be modified, changing the size of C4 alters the device's turn-on time and the magnitude of "clicks and pops". Increasing the value of C4 reduces the magnitude of turn-on pops. However, this presents a tradeoff: as the size of C4 increases, the turn-on time increases. There is a linear relationship between the size of C4 and the turn-on time. Here are some typical turn-on times for various values of C4 (all tested at $V_{DD}=5\text{V}$):

C4	T _{ON}
0.01 μF	13ms
0.1 μF	26ms
0.22 μF	44ms
0.47 μF	68ms
1.0 μF	120 ms

In order eliminate "clicks and pops"; all capacitors must be discharged before turn-on. Rapidly switching V_{DD} on and off may not allow the capacitors to fully discharge, which may cause "clicks and pops".

Classification Reflow Profiles

Profile Feature	Pb-Free Assembly
Preheat & Soak	
Temperature min (T _{smin})	150°C
Temperature max (T _{smax})	200°C
Time (T _{smin} to T _{smax}) (t _s)	60-120 seconds
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.
Liquidous temperature (T _L)	217°C
Time at liquidous (t _L)	60-150 seconds
Peak package body temperature (T _p)*	Max 260°C
Time (t _p)** within 5°C of the specified classification temperature (T _c)	Max 30 seconds
Average ramp-down rate (T _p to T _{smax})	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 19 Classification Profile

Tape and Reel Information




NOTES: [技术要求]:

1. CARRIER TAPE COLOR: BLACK [载带颜色为黑色]
2. COVER TAPE WIDTH: 9.90 ± 0.10 [覆盖带宽度]
3. COVER TAPE COLOR: TRANSPARENT [载带颜色无色透明]
4. SURFACE ANTI-STATIC COATED $10^4 \sim 10^6$ OHMS/SQ. [单位面积表面阻抗: $10^4 \sim 10^6 \Omega/\square$]
5. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE $\pm 0.20 \text{ MAX.}$ [10个轮齿定位孔间距累积公差: 0.20 MAX.]
6. CAMBER NOT TO EXCEED 1 MM IN 100 MM [载带直线弯曲度: $< 1 \text{ mm}/100 \text{ mm}$]
7. MOLD# W5F8P(3X3) [载带规格: W5F8P(3X3)]
8. ALL DIMS IN mm. [所有单位为mm]
9. BAN TO USE THE ENVIRONMENT-RELATED SUBSTANCES OF J-CET PRESCRIBING. [禁止使用长电科技规定的一般环境管理物质]
10. THE DIRECTION OF VIEW: [视图方向:

Package Information

QFN-16



Note: All dimensions in millimeters unless otherwise stated.

IMPORTANT NOTICE

SI-EN Technology cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a SI-EN Technology product. SI-EN Technology reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its specifications, products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.