

***TMS320DM355***  
***Evaluation Module***

*Technical  
Reference*



# TMS320DM355 Evaluation Module Technical Reference

509905-0001 Rev. E  
April 2008

**SPECTRUM DIGITAL, INC.**  
**12502 Exchange Drive, Suite 440 Stafford, TX. 77477**  
**Tel: 281.494.4505 Fax: 281.494.5310**  
**sales@spectrumdigital.com www.spectrumdigital.com**

### **IMPORTANT NOTICE**

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify that the data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current specifications in accordance with Spectrum Digital's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware that the products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

### **WARNING**

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures necessary to correct this interference.

# Contents

---

---

<b>1</b>	<b>Introduction to the DM355 Evaluation Module</b> .....	<b>1-1</b>
	<i>Provides you with a description of the DM355 Evaluation Module, key features, and block diagram.</i>	
1.1	Key Features .....	1-2
1.2	Functional Overview of the DM355 EVM .....	1-4
1.3	Basic Operation .....	1-4
1.4	Memory Map .....	1-5
1.5	Configuration Switch Settings .....	1-6
1.6	Power Supply .....	1-6
<b>2</b>	<b>Board Components</b> .....	<b>2-1</b>
	<i>Describes the operation of the major board components on the DM355 Evaluation Module.</i>	
2.1	EMIF Interfaces .....	2-2
2.1.1	Flash, NAND Flash, Ethernet Interface .....	2-2
2.1.2	DDR2 Memory Interface .....	2-2
2.1.3	Memory Card Interface .....	2-2
2.1.4	UART Interface .....	2-2
2.1.5	USB Interface .....	2-3
2.2	Input Video Port Interfaces .....	2-3
2.2.1	On Chip Video Output DAC .....	2-3
2.2.2	AIC33 Interface .....	2-4
2.3	Ethernet Interface .....	2-5
2.4	I <sup>2</sup> C Interface .....	2-5
2.4.1	MSP430 .....	2-6
2.5	Daughter Card Interface .....	2-6
2.6	DM355 CPU Video Clocks .....	2-6
2.7	Battery .....	2-7

<b>3</b>	<b>Physical Specifications</b>	<b>3-1</b>
	<i>Describes the physical layout of the DM355 Evaluation Module and its connectors.</i>	
3.1	Board Layout	3-3
3.2	Connectors	3-5
3.2.1	J1, NTSC/PAL Select	3-6
3.2.2	J2, Video In	3-7
3.2.3	J3, MSP430 JTAG Header	3-7
3.2.4	J4, Composite Video Out	3-8
3.2.5	J5, USB Connector	3-8
3.2.6	J6, 14 Pin External JTAG Connector	3-9
3.2.7	J8, ARM JTAG Emulation Header	3-10
3.2.8	J9, USB Capacitance Select	3-10
3.2.9	J10, USB ID Select	3-11
3.2.10	J11, S-Video In	3-11
3.2.11	J12, ATA/CE Interface	3-12
3.2.12	J16, +5 Volt Input	3-13
3.2.13	J27, MMC/SD Connector	3-13
3.2.14	J28, MMC/SD Connector	3-14
3.2.15	J30, Imager Interface Connector 1	3-15
3.2.16	J31, Imager Interface Connector 2	3-16
3.2.17	P1, Microphone In	3-16
3.2.18	P2, Headphone Out	3-17
3.2.19	P3, Line Out	3-17
3.2.20	P4, RS-232 UART	3-18
3.2.21	P5, Ethernet Interface	3-19
3.2.22	P6, Line In	3-20
3.2.23	DC3, I/O Daughter Card Expansion	3-21
3.2.24	DC5, TH8200 Daughter Card Interface	3-22
3.2.25	DC6, Expansion Connector	3-23
3.2.26	DC7, Expansion Connector	3-23
3.2.27	U10, Infrared Interface	3-24
3.3	LEDs	3-24
3.4	Switches	3-25
3.4.1	SW1, EMU0/1 Select Switch	3-25
3.4.2	SW5, Reset Switch	3-26
3.4.3	SW6, User Readable 4 Position DIP Switch	3-26
3.4.4	SW7, ARM Boot Mode Select	3-27
3.4.5	SW10 - SW14	3-27
3.5	Test Points	3-28
<b>A</b>	<b>Schematics</b>	<b>A-1</b>
	<i>Contains the schematics for the DM355 Evaluation Module</i>	
<b>B</b>	<b>Mechanical Information</b>	<b>B-1</b>
	<i>Contains the mechanical information about the DM355 Evaluation Module</i>	

## About This Manual

This document describes the board level operations of the DM355 Evaluation Module (EVM). The EVM is based on the Texas Instruments TMS320DM355 Processor.

The DM355 Evaluation Module is a table top card that allows engineers and software developers to evaluate certain characteristics of the DM355 processor to determine if the processor meets the designers application requirements. Evaluators can create software to execute on board or expand the system in a variety of ways.

## Notational Conventions

This document uses the following conventions.

The DM355 Evaluation Module will sometimes be referred to as the DM355 EVM or EVM.

Program listings, program examples, and interactive displays are shown in a special italic typeface. Here is a sample program listing.

```
equations  
!rd = !strobe&rw;
```

## Information About Cautions

This book may contain cautions.

***This is an example of a caution statement.***

A caution statement describes a situation that could potentially damage your software, or hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

## **Related Documents, Application Notes and User Guides**

Information regarding the TMS320DM355 can be found at the following Texas Instruments website:

<http://www.ti.com>



**Table 1: Manual History**

Revision	History
A	Production Release
B	Updated Figures
C	Edited text
D	Updated schematics
E	Updated schematics, Silkscreens, Figures

**Table 2: Board History**

PWB Revision	History
A	Production Release
B	Updated Silk-screen
C2	0.55 mm. Production Release
D2	0.65 mm. Production Release



# Chapter 1

## Introduction to the DM355 EVM

---

---


---

Chapter One provides a description of the DM355 EVM along with the key features and a block diagram of the circuit board.

<b>Topic</b>	<b>Page</b>
1.1 Key Features	1-2
1.2 Functional Overview of the DM355 EVM	1-4
1.3 Basic Operation	1-4
1.4 Memory Map	1-5
1.5 Configuration Switch Settings	1-6
1.6 Power Supply	1-6

### 1.1 Key Features

The DM355 EVM is a standalone development platform that enables users to evaluate and develop applications for the TMS320DM355 processor. Schematics, logic equations and application notes are available to ease hardware development and reduce time to market.




**Figure 1-1, Block Diagram DM355 EVM**

The EVM comes with a full complement of on board devices that suit a wide variety of application environments. Key features include:

- A Texas Instruments DM355 processor with an ARM processor operating up to 216 Mhz.
- 1 video input port, supports composite or S video
- 1 composite video DAC output
- 128 Mbytes of DDR2 DRAM
- UART, 2 SD/MMC card interfaces or 1 SD/MMC and 1 CE-ATA Disk Drive Interface
- 2 Gigabytes NAND Flash
- AIC33 stereo codec
- USB2 Interface

- 10/100 MBS Memory Mapped Ethernet Controller
- SPI EEPROM
- IR Remote Interface, real time clock, via MSP430
- Configurable boot load options
- 8 user LEDs/4 position user DIP switch/5 user push button switches
- Single voltage power supply (+5V)
- Expansion connectors for daughter card use
- 14 Pin TI JTAG/20 Pin ARM JTAG Interfaces



**Figure 1-2, DM355 EVM**

## **1.2 Functional Overview of the DM355 EVM**

The DM355 on the EVM interfaces to on-board peripherals through the 8/16-bit wide EMIF peripheral interface pins. The DDR2 memory is connected to its own dedicated 16 bit wide bus. The EMIF bus is also connected to the NAND Flash and ethernet controller.

On board video decoder and on chip encoder interface video streams to the DM355 processor. One decoder and 1 on chip DAC channel are standard on the EVM. On screen display functions are implemented in software on the DM355 processor.

An on-board AIC33 codec allows the DSP to transmit and receive analog audio signals. The I<sup>2</sup>C bus is used for the codec control interface, while the McBSP controls the audio stream. Signal interfacing is done through 3.5mm audio jacks that correspond to microphone input, headphone output, line input, and line output.

The EVM includes 8 user LEDs, a 4 position user DIP switch, an IR interface, a Real time clock along with 5 user push button switches to provide the user with application interaction. These interfaces are implemented via software on a MSP430 and are accessed by reading and writing to the I<sup>2</sup>C registers.

An included +5V external power supply is used to power the board. On-board switching voltage regulators provide the +1.3V CPU core voltage, +3.3V for peripherals and +1.8V for DDR2 memory. The board is held in reset by the on board MSP430 microcontroller until these supplies are within operating specifications.

Code Composer Studio communicates with the EVM through an external emulator via the 14 pin external JTAG connector.

## **1.3 Basic Operation**

The EVM is designed to work with TI's Code Composer Studio development, or standard GDB tool environments. Code Composer communicates with the board through an external JTAG emulator. To start, follow the instructions in the Quick Start Guide to install Code Composer. This process will install all of the necessary development tools, documentation and drivers.

## 1.4 Memory Map

The DM355 processor has a byte addressable address space. There are some limitations to byte addressing which are determined by peripheral interconnection to the DM355 device. Program code and data can be placed anywhere in the unified address space. Addresses are multiple sizes depending on hardware implementation. Refer to the appropriate device data sheets for more details.


The memory map shows the address space of a generic DM355 processor on the left with specific details of how each region is used on the right. By default, the internal memory sits at the beginning of the address space. Portions of memory can be remapped in software as L2 cache rather than fixed RAM.

The part incorporates a dual EMIF interface. One dedicated EMIF directly interfaces to the DDR2 memory. The other EMIF has 2 separate addressable regions called chip enable spaces (CE0 & CE1). The NAND Flash and ethernet controller are mapped into these chip enable spaces.

DM355 EVM	
Address	Memory Map Address Space
0x00000000	ARM Instruction RAM
0x00008000	ARM Instruction ROM
0x00010000	ARM RAM (Data)
0x00020000	Reserved
0x02000000	CE0
0x04000000	CE1
0x06000000	Reserved
0x80000000	DDR
0x8FFFFFFF	

**Figure 1-3, Memory Map, DM355 EVM**

Shown below is a break out of the memory spaces.



### 1.5 Configuration Switch Settings

The EVM has a configuration switch that allow users to control the operational state of the processor when it is released from reset and determine the source for processor booting. Switch SW7 configures the boot mode that will be used when the DSP starts executing. By default the switches are configured to NAND Flash boot. The EMIF configuration switch must be set accordingly.

**Table 1: SW7, Boot Mode Select**

Pos 2	Pos 1	Boot Pin BTSEL1/BTSEL0	Function
ON	ON	0 0	NAND boot CE0 *
ON	OFF	0 1	Not Supported
OFF	ON	1 0	Boot from SD/MMC
OFF	OFF	1 1	Boot from UART

\* Default Setting

### 1.6 Power Supply

The EVM operates from a single +5V external power supply connected to the main power input (J14), a 2.5 MM. barrel-type plug. Internally, the +5V input is converted into +1.2V, +1.8V and +3.3V using Texas Instruments swift voltage regulators. The +1.3V supply is used for the DSP core while the +3.3V supply is used for the DSP's I/O buffers and other chips on the board. The +1.8 volt supply is used for DM355 DDR2 memory.



# Chapter 2

## Board Components

---

---

---

This chapter describes the operation of the major board components on the DM355 EVM.

<b>Topic</b>	<b>Page</b>
2.1 EMIF Interfaces	2-2
2.1.1 Flash, NAND Flash, Ethernet Interface	2-2
2.1.2 DDR2 Memory Interface	2-2
2.1.3 Memory Card Interface	2-2
2.1.4 UART Interface	2-3
2.1.5 USB Interface	2-3
2.2 Input Video Port Interfaces	2-3
2.2.1 On Chip Video Output DAC	2-3
2.2.2 AIC33 Interface	2-4
2.3 Ethernet Interface	2-5
2.4 I <sup>2</sup> C Interface	2-5
2.4.1 MSP430	2-6
2.5 Daughter Card Interface	2-6
2.6 DM355 CPU/Video Clocks	2-6
2.7 Battery	2-7

## **2.1 EMIF Interfaces**

A separate 16 bit EMIF with two chip enables divide up the address space and allow for asynchronous accesses on the EVM.

### **2.1.1 Flash, NAND Flash, Ethernet Interface**

The DM355 has 2 gigabytes of NAND Flash memory, and an ethernet interface memory mapped into the CE0 and CE1 spaces. The NAND Flash memory is used primarily for boot loading and file system on the DM355 EVM. The CE0 and CE1 space are configured as 8 and 16 bits wide respectively on the DM355 EVM.

### **2.1.2 DDR2 Memory Interface**

The DM355 device incorporates a dedicated 16 bit wide DDR2 memory bus. The EVM uses one gigabit 16 bit wide memories on this bus, for a total of 128 megabytes of memory for program, data, and video storage. The internal DDR controller uses a PLL to control the DDR memory timing. Memory refresh for DDR2 is handled automatically by the DM355 internal DDR controller.

### **2.1.3 Memory Card Interface**

The EVM supports two (2) SD/MMC media card interfaces. The second SD connector is connected in parallel to the CE-ATA disk drive connector.

#### **2.1.4 UART Interface**

The internal UART0 on the DM355 device is driven to connector P4. The UART's interface is routed to the RS-232 line drivers prior to being brought out to a DB-9 connector, P4.

#### **2.1.5 USB Interface**

The DM355 incorporates an on chip USB II controller. This interface is brought out to a mini A/B connector with its own power regulator. Two jumpers are provided to make a flexible host peripheral, and USB on the go interface.

### **2.2 Input Video Port Interfaces/Imager Input Ports**

The DM355 EVM supports video capture via the devices internal video ports. A Texas Instruments TVP5146 is used to decode composite video or S-video inputs into the device. J11 is used for the S-video inputs and J2 for the composite inputs on the EVM.

The input port can also be driven by LCD imagers connected to connectors J30 and J31. The imager or encoder is selectable via software control on I<sup>2</sup>C bus by accessing MSP430 registers.

#### **2.2.1 On Chip Video Output DAC**

The DM355 incorporates 1 composite video output DAC to interface to various video output standards. The DAC is filtered and driven to RCA jack, J4.


### 2.2.2 AIC33 Interface

The EVM uses a Texas Instruments TLV320AIC33 stereo codec for input and output of audio signals. The codec samples analog signals on the microphone or line inputs and converts them into digital data so it can be processed by the DSP. When the DSP is finished with the data it uses the codec to convert the samples back into analog signals on the line output so the user can hear the output.

The codec communicates using two serial channels, one to control the codec's internal configuration registers and one to send and receive digital audio samples. The I<sup>2</sup>C bus is used as the AIC33's control channel. The control channel is generally only used when configuring the codec, it is typically idle when audio data is being transmitted,

McBSP1 is used as the bi-directional data channel. All audio data flows through the data channel. Many data formats are supported based on the three variables of sample width, clock signal source and serial data format. The EVM examples generally use a 16-bit sample width with the codec in master mode so it generates the frame sync and bit clocks at the correct sample rate without effort on the DSP side.

The codec is clocked via a 27 Mhz oscillator. The internal sample rate generator subdivides the default system clock to generate common audio frequencies. The sample rate is set by a codec register. The figure below shows the codec interface on the DM355 EVM.




### 2.3 Ethernet Interface

The DM355 EVM incorporates an ethernet controller chip. This interface is connected to the DM355's EMIF. The EVM uses an Intel DAVICOM DM9000A. The 10/100 Mbit interface is isolated and brought out to a RJ-45 standard ethernet connector, P5. The ethernet address is stored in the ethernet controller's SPI ROM during manufacturing.

The RJ-45 has 2 LEDs integrated into its connector. The LEDs are green and yellow and indicate the status of the ethernet link. The green LED, when on, indicates link and when blinking indicates link activity. The yellow LED, when illuminated, indicates full duplex mode.

### 2.4 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus on the DM355 is ideal for interfacing to the control registers of many devices. On the DM355 EVM the I<sup>2</sup>C bus is used to configure the video decoder, stereo Codec, I/O expanders, and communicate with the MSP430. An I<sup>2</sup>C ROM is also interfaced via the serial bus. The format of the bus is shown in the figure below.



The addresses of the on board peripherals are shown in the table below.

**Table 1: I<sup>2</sup>C Memory Map**

Device	Address	R/W	Function
TVP5146	0x5D	R/W	Capture 1 Decoder
TLV320AIC33	0x1B	R/W	CODEC
MSP430	0x25	R/W	LEDs, IR, RTC, User I/O

#### **2.4.1 MSP430**

The DM355 EVM incorporates infrared remote, real time clock, and user and system bit I/O in a MSP430 microcontroller. The I<sup>2</sup>C interface is used on the DM355 processor to communicate to the MSP430. The MSP430 acts as a slave device on the I<sup>2</sup>C bus.

#### **2.5 Daughter Card Interfaces**

The EVM provides expansion connectors that can be used to accept plug-in daughter cards. The daughter card allows users to build on their EVM platform to extend its capabilities and provide customer and application specific I/O. The expansion connectors are interfaces which include McBSP, and serial I/O expansion. The unused EMIF signals are brought out as user GPIO signals. The video output port is brought out to the daughter card interface along with I/O and imager interface.

#### **2.6 DM355 CPU/Video Clocks**

The DM355 EVM uses a 24 Megahertz crystal to generate the main input clock. The DM355 has an internal PLL which can multiply the input clock to generate the internal clock. The PLL multiplier is set via software on the DM355 device.

The secondary clock is generated from a 27 Megahertz crystal. the clock domain is generally used for internal video clock generation.

## 2.7 Battery

The DM355 EVM incorporates a battery holder to provide backup power to the MSP430's real time clock when the power is not applied to the board. The optional battery should be +3 volt 20 millimeter coin type Lithium single cell.

Some common part numbers for batteries which should operate in the EVM are shown in the table below.

**Table 2: Battery Part Numbers**

Part Numbers
CR2032
DL2032
BR2032
CR2025
BR2025
CR2016
BR2016
DL2016

These batteries are available from Duracell, Eveready, Panasonic, Ray-O-Vac, Sanyo, Sony, Sieko, Toshiba, Varta, and other battery manufacturers.





# Chapter 3

## Physical Description

---

---

---

This chapter describes the physical layout of the DM355 EVM and its interfaces.

Topic	Page
3.1 Board Layout	3-3
3.2 Connectors	3-5
3.2.1 J1, NTSC/PAL Select	3-6
3.2.2 J2, Video In	3-7
3.2.3 J3, MSP430 JTAG Header	3-7
3.2.4 J4, Composite Video Out	3-8
3.2.5 J5, USB Connector and Jumpers	3-8
3.2.6 J6, 14 Pin External JTAG Connector	3-9
3.2.7 J8, ARM JTAG Emulation Header	3-10
3.2.8 J9, USB Capacitance Select	3-10
3.2.9 J10, USB ID Select	3-11
3.2.10 J11, S-Video In	3-11
3.2.11 J12, ATA/CE Interface	3-12
3.2.12 J16, +5V Input	3-13
3.2.13 J27, MMC/SD Connector	3-13
3.2.14 J28, MMC/SD Connector	3-14
3.2.15 J30, Imager Interface Connector 1	3-15
3.2.16 J31, Imager Interface Connector 2	3-16
3.2.17 P1, Microphone In	3-17
3.2.18 P2, Headphone Out	3-18
3.2.19 P3, Line Out	3-18
3.2.20 P4, RS-232 UART	3-19
3.2.21 P5, Ethernet Interface	3-20
3.2.22 P6, Line In	3-21
3.2.23 DC3, I/O Daughter Card Expansion	3-22
3.2.24 DC5, TH8200 Daughter Card Interface	3-23
3.2.25 DC6, Expansion Connector	3-24
3.2.26 DC7, Expansion Connector	3-24
3.2.27 U10, Infrared Interface	3-25

<b>Topic</b>	<b>Page</b>
<b>3.3 LEDs</b>	<b>3-25</b>
<b>3.4 Switches</b>	<b>3-26</b>
<b>3.4.1 SW1, EMU0/1 Select Switch</b>	<b>3-26</b>
<b>3.4.2 SW5, Reset Switch</b>	<b>3-27</b>
<b>3.4.3 SW6, User Readable 4 Position DIP Switch</b>	<b>3-27</b>
<b>3.4.4 SW7, ARM Boot Mode Select</b>	<b>3-28</b>
<b>3.4.5 SW10 - SW14</b>	<b>3-28</b>
<b>3.5 Test Points</b>	<b>3-29</b>

### 3.1 Board Layout

The DM355 EVM is a 5.0 x 6.5 inch (127 x 165 mm.) ten (10) layer printed circuit board which is powered by an external +5 volt only power supply. Figure 3-1 shows the layout of the top side of the DM355 EVM.




Figure 3-2 shows the layout of the bottom side of the DM355 EVM.




Figure 3-2, DM355 EVM, Interfaces Bottom Side

### 3.2 Connectors


The EVM has numerous connectors and option jumpers to control and provide connections to various peripherals. These connectors and jumpers are described in the following sections.

**Table 1: Connectors**

Connector	Size	Function
J1	1 x 3	NTSC/PAL Video Select
J2		Video In
J3	2 x 7	MSP430 JTAG
J4	8	Composite Video Out
J5	1 x 4	Mini A/B USB Connector
J6	2 x 7	TI 14 Pin JTAG
J8	2 x 8	ARM JTAG Emulation Header
J9	2 x 1	USB Capacitor
J10	2 x 1	USB ID Jumper
J11	4	Video In
J12	12 x 1	ATA/CE Interface
J13	4 x 2	Spare Jumper Storage
J16	2	+5V In
J27	18	SD/MMC Connector
J28	18	SD/MMC Connector
J30	13 x 2	Imager Interface
J31	13 x 1	Imager Interface
P1	4	Microphone In
P2	2x5	Headphone Out
P3	4	Line Out
P4	9	RS-232 UART
P5	12	Ethernet
P6	4	Line In
DC3	15 x 2	I/O Daughter Card Expansion
DC5	25 x 2	THS8200 Daughter Card Interface
DC6	5 x 2	Expansion Connector
DC7	10 x 2	GP I/O Signals
U10		Infrared Receiver

### 3.2.1 J1, NTSC/PAL Select

The J1 connector is a 3 position jumper located on the top side of the board and is used to select the type of video data the DM355 will be working with. NTSC format is expected if the jumper is in the 1-2 position. The selection of 2-3 indicates PAL format data will be used. Either the NTSC (1-2 position) or PAL (2-3 position) **must** be selected. To reconfigure this selection, power down the EVM, change the jumper, and then power the board back up. Do **NOT** change this jumper with the power on. The image of this jumper is shown in the figure below.




**Table 2: J15, NTSC/PAL Select**

Video Format	Position
NTSC	1-2
PAL	2-3

### 3.2.2 J2, Video In

J2 is an RCA jack used as a composite video input to the TVP5146 encoder. This connector brings in a video signal to pin 8 on the TVP5146. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge.




**Table 3: J2, Video In, RCA Jack**

Pin #	Signal Name
1	Pin 8, TVP5146
2	GND

### 3.2.3 J3, MSP430 JTAG Header

The J3 MSP430 JTAG Header is located on the top side of the board and is used to provide a programming interface to the MSP430 microcontroller. The pinout for the J3 connector is shown in the table below. This connector is typically used for factory use only.




**Figure 3-5, J3, MSP430 JTAG Header**

**Table 4: J3, MSP430 JTAG Header**

Pin #	Signal	Pin #	Signal
1	430_TDO	2	NC
3	430_TDI	4	MSP430_3V3
5	430_TMS	6	NC
7	430_TCK	8	NC
9	GND	10	NC
11	430_RESET	12	NC
13	NC	14	NC

### 3.2.4 J4, Composite Video Out

Connector J4 is an RCA jack used as a composite video output from the “TVOUT” signal of the TMS320DM355. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge.



**Table 5: J4, TV Out, RCA Jack**

Pin #	Signal Name
1	Composite video output
2	GND

### 3.2.5 J5, USB Connector and Jumpers

Connector J5 is a mini A/B USB connector. The pinout for the J5 connector is shown in the figure below.

**Table 6: J5, USB Connector**

Pins	Signal
1	USB_VBUS
2	USB_DM
3	USB_DP
4	USB_ID
5-9	USB_SHIELD

\* Use internal register to swap DM/DP pair. This feature was used to improve printed circuit board routing.

The EVM incorporates the ability to toggle the ID pin on the USB connector via software control. The GIO2 pin on the DM355 controls this function.

For “USB ON The Go” mode remove jumper J10. This will allow the cable to configure the ID pin on the DM355 processor.

The EVM supplies up to 500 ma of current to the USB\_VBUS via a TPS61092 DC/DC converter. This is enabled via the DM355’s DRV\_VBUS pin. J9 supplies extra capacitance for host mode operations. Remove J9 for “USB On The Go” operations. Spare jumpers can be stored on connector J13.



### 3.2.6 J6, 14 Pin External JTAG Connector

Connector J6 is a 2 x7 double row male header with pin 6 clipped to serve as a key. This is the standard interface used by JTAG emulators to interface to Texas Instruments DSPs. The pinout for the connector is shown in the figure below.

TMS	1	2	TRST-	Header Dimensions Pin-to-Pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal
TDI	3	4	GND	
PD (+3.3V)	5	6	<b>no pin (key)</b>	
TDO	7	8	GND	
TCK-RET	9	10	GND	
TCK	11	12	GND	
EMU0	13	14	EMU1	

**Figure 3-7, JTAG INTERFACE**

The signal names for each pin are shown in the table below.

**Table 7: J6, JTAG Interface**

Pin #	Signal Name	Pin #	Signal Name
1	TMS	2	TRST-
3	TDI	4	GND
5	PD	6	no pin - key
7	TDO	8	GND
9	TCKRET	10	GND
11	TCK	12	GND
13	EMU0	14	EMU1

\* **Note:** EMU0/EMU1 mode must be selected to ICEPICK mode

### 3.2.7 J8, ARM JTAG Emulation Header

The J8 Emulation Header is located on the top side of the board and is used to provide an interface to ARM compatible JTAG emulators. The pinout for this connector is shown in the table below.


**Table 8: J8, ARM JTAG Emulation Header**

Pin #	Signal	Pin #	Signal
1	VCC_3V3	2	VCC_3V3
3	ARM_TRSTn	4	Ground
5	ARM_TDI	6	Ground
7	ARM_TMS	8	Ground
9	ARM_TCK	10	Ground
11	ARM_TCKRET	12	Ground
13	ARM_TDO	14	Ground
15	ARM_RSTn	16	Ground
17	NC	18	Ground
19	NC	20	Ground

\* **Note:** EMU0/EMU1 switch must be set to ARM mode

### 3.2.8 J9, USB Capacitance Select

The J9 jumper is used to provide more capacitance when the USB connector is used in the host mode. When the jumper is shorted the extra capacitance is provided. These open and shorted position are shown below.




**Figure 3-8, J9, USB Capacitance Select**

**Table 9: J9, USB Capacitance Select**

Position	Function
Open	6.9 uF Capacitance
Shorted	106.8 uF Capacitance

### 3.2.9 J10, USB ID Select

The J10 jumper is used to allow the cable to configure the ID pin on the DM355. This is used for the “USB On The Go” mode. When the jumper is shorted, access to the ID is provided. The open and shorted position are shown below.




**Table 10: J10, USB ID Select**

Position	Function
Open	ID from USB connector
Shorted	ID controlled from GIO2

### 3.2.10 J11, S-Video In

Connector J11 is a four pin mini din connector which interfaces to the TVP5146 encoder. This connector brings in a video signal (LUMA) to pin 9 on the TVP5146. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge.



**Table 11: J11, Video In, Mini Din Connector**

Pin #	Signal Name
1	GND
2	GND
3	LUMA
4	Chroma

### 3.2.11 J12, ATA/CE Interface


Connector J12 is a 12 x 1 flex cable connector mounted on the bottom side of the board. The signals on this connector parallel the signals present on the connector J28 which is located on the top side of the board. The signals present on connector J12 are shown in the table below. when this connector is used the corresponding SD connector can not be used.

**Table 12: J12, ATA/CE Interface**

Pin #	Signal Name
1	Ground
2	SD1_DAT2
3	SD1_DAT3
4	VCC_3V3
5	SD1_CMD
6	VCC_3V3
7	SD1_CLK
8	Ground
9	SD1_DATA0
10	SD1_DATA1
11	Ground
12	NC

### 3.2.12 J16, +5V Input

Connector J16 is the input power connector. This connector bring in +5 volts to the EVM. This is a 2.5mm. jack. Inside of the jack is tied to through a fuse to VCC\_5V. The other side is tied to ground and LED DS5. The figure below shows this connector as viewed from the card edge.



### 3.2.13 J27, MMC/SD Connector

The J27 MMC/SD connector is located on the bottom side of the board and is used to provide an interface to a MMC/SD card. The pinout for the J27 connector is shown in the table below.

**Table 13: J27, MMC/SD Connector**

Pin #	Signal	Pin #	Signal
1	SD0_DATA3	2	SD0_CMD
3	GND	4	VCC_3V3
5	SD0_CLK	6	GND
7	SD0_DATA0	8	SD0_DATA1
9	SD0_DATA2	10	Write Protect 0
11	GND	12	Insert 0

### 3.2.14 J28, MMC/SD Connector

The J28 MMC/SD connector is located on the top side of the board and is used to provide an interface to a MMC/SD card. The signals present on J28 are also present on J12. Therefore, when J28 is used the operator can not use J12 for a CE-ATA disk drive. The pinout for the J28 connector is shown in the table below.

**Table 14: J28, MMC/SD Connector**

Pin #	Signal	Pin #	Signal
1	SD1_DATA3	2	SD1_CMD
3	GND	4	VCC_3V3
5	SD1_CLK	6	GND
7	SD1_DATA0	8	SD1_DATA1
9	SD1_DATA2	10	Write Protect 1
11	GND	12	Insert 1

### 3.2.15 J30, Imager Interface Connector 1

The connector J30 is a 13 x 2 double row header which is part of the imager interface. It is used with connector J31. The pinout for the J30 connector is shown in the table below.

**Table 15: J30, Imager Interface Connector 1**

Pin #	Signal	Pin #	Signal
1	IMAGER_D4	2	IMAGER_D5
3	IMAGER_D6	4	IMAGER_D7
5	IMAGER_D8	6	IMAGER_D9
7	IMAGER_D10	8	IMAGER_D11
9	IMAGER_D2	10	IMAGER_D3
11	Ground	12	Ground
13	IMAGER_LINE_VALID	14	NC
15	NC	16	IMAGER_RESET
17	IMAGER_FRAME_VALID	18	I2C_DATA_IMG
19	I2C_SCLK_IMG	20	NC
21	IMAGER_VBUS	22	IMAGER_VBUS
23	IMAGER_PXCLK	24	Ground
25	Ground	26	Ground

**Note:** When using the imager the user needs to select the video input multiplier to imager mode via I<sup>2</sup>C control registers in the MSP430.

### 3.2.16 J31, Imager Interface Connector 2

The connector J31 is a 13 x 1 single row header which is part of the imager interface. It is used with connector J30. The pinout for the J31 connector is shown in the table below.


**Table 16: J30, Imager Interface Connector 1**

Pin #	Signal
1	IMAGER_D0
2	IMAGER_D1
3	NC
4	NC
5	NC
6	NC
7	NC
8	NC
9	NC
10	IMAGER_GBL_SHUTTER
11	IMAGER_TRG
12	NC
13	Ground

**Note:** When using the imager the user needs to select the video input multiplier to imager mode via I<sup>2</sup>C control registers in the MSP430.

### 3.2.17 P1, Microphone In


The microphone input, P1 is a 3.5 mm. stereo jack. Both inputs are connected to the microphone so it is monaural. The signal is connected to signals “MIC3R” and “MIC3L” of the AIC33. The signals on the plug are shown in the figure below.





### 3.2.18 P2, Headphone Out

The P2 connector is a 3.5 mm. stereo headphone output from the TVL320AIC33 on the EVM. This connector is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table.




**Table 17: P2, Headphone Out Interface**

Pin #	AIC33 Signal
1	Ground
2	HPLOUT
3	HPROUT
4	NC

### 3.2.19 P3, Line Out

The audio line out connector P3, is a stereo output. The output connector is a 3.5 mm stereo jack. The signals on the mating plug are shown in the figure below.




**Table 18: P3, Audio Line Out Stereo Jack**

Pin #	AIC33 Signal
1	Ground
2	LEFT_LO+
3	RIGHT_LO+
4	NC

### 3.2.20 P4, RS-232 UART

The P4 connector is a 9 pin male D-connector which provides a UART interface to the EVM. This connector interfaces to the MAX 3221 RS-232 line driver (U34) and is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table.



The pin numbers and their corresponding signals are shown in the table below. This corresponds to a standard dual row to DB-9 connector interface used on personal computers.

**Table 19: P4, RS-232 Pinout**

Pin #	Signal Name
1	NC
2	DM355 UART0 Rx Data
3	DM355 UART0 Tx Data
4	NC
5	GND
6	NC
7	Pin 8
8	Pin 7
9	NC

### 3.3.21 P5, Ethernet Interface

The P5 connector is located on the top side of the board and is used to provide an Ethernet interface. P5 integrates the magnetics and standard RJ-45 connector. The two tables below show the signals present on the magnetics interface and the connector side.

**Table 20: P5, Magnetics/LEDs Interface Signals**

Pin #	Signal	Pin #	Signal
1	ENET_TXO+	2	ENET_TXO-
3	ENET_RXI+	4	ENET_2V5(RX Center Tap)
5	ENET_2V5(RX Center Tap)	6	ENET_RXI-
7	NC	8	GND
9	VCC_3V3(LED1+)	10	ENET_LED1(LED1-)
11	VCC_3V3(LED2+)	12	ENET_LED2(LED2-)


The ethernet connector incorporates 2 LEDs which give link and transmit status from the ethernet controller.

**Table 21: P5, RJ-45 Connector**

Pin #	Signal	Pin #	Signal
1	TX_DATA+	2	TX_DATA-
3	RX_DATA+	4	NC
5	NC	6	RX_DATA-
7	NC	8	NC

### 3.2.22 P6, Line In

Connector P6 is an stereo audio line input. The input connector is a 3.5 mm stereo jack. The signals on the mating plug are shown in the figure below.



**Table 22: P6, Headphone Out Interface**

Pin #	AIC33 Signal
1	Ground
2	LINE2L+
3	LINE2R+
4	NC

### 3.2.23 DC3, I/O Daughter Card Expansion

The DC3 connector is an I/O expansion interface for a daughter card. This is a 15 x 2 pinned female surface mount connector. The pinout for the DC3 connector is shown in the table below.

**Table 23: DC3, I/O Daughter Card Expansion**

Pin #	Signal	Pin #	Signal
1	SPI1_SDENA0	2	NC
3	SPI1_SDI	4	SPI_SDO
5	SPI1_CLK	6	DM355_TIMERIN3
7	Ground	8	Ground
9	McBSP_DR0	10	McBSP_DX0
11	McBSP_CLKR0	12	McBSP_CLKX0
13	McBSP_FSR0	14	McBSP_FSX0
15	Ground	16	Ground
17	SYS_RESEZ	18	I2C_SCLK
19	UART1_TXD	20	I2C_DATA
21	UART1_RXD	22	Ground
23	Ground	24	GIO18
25	VCC_3V3	26	VCC_3V3
27	Ground	28	Ground
29	VCC_5V	30	VCC_5V

The manufacturer and part number of this connector is: SAMTEC SFM-115-02-S-D-LC

A possible mating connector is: SAMTEC TFM-115-32-S-D-LC. This height is .44 inches. Your actual height may vary.

**3.2.24 DC5, TH8200 Daughter Card Interface**

The DC5 connector is an expansion interface for the TH8200 daughter card. This is a 25 x 2 pinned female surface mount connector. The pinout for the DC5 connector is shown in the table below.

**Table 24: DC5, TH8200 Daughter Card Interface**

Pin #	Signal	Pin #	Signal
1	VDOUT_LCD_OE	2	GIO16
3	VDOUT_FIELD	4	GIO17
5	DM355_GIO6	6	DM355_GIO7
7	Ground	8	Ground
9	VDOUT_C0	10	VDOUT_C1
11	VDOUT_C2	12	VDOUT_C3
13	VDOUT_C4	14	VDOUT_C5
15	VDOUT_C6	16	VDOUT_C7
17	Ground	18	Ground
19	VDOUT_EXTCLK	20	CDOUT_HSYNC
21	Ground	22	Ground
23	VDOUT_VCLK	24	CDOUT_VSYNC
25	Ground	26	Ground
27	VDOUT_Y0	28	VDOUT_Y1
29	VDOUT_Y2	30	VDOUT_Y3
31	VDOUT_Y4	32	VDOUT_Y5
33	VDOUT_Y6	34	VDOUT_Y7
35	Ground	36	Ground
37	I2C_SCLK	38	DC5_RESETn
39	I2C_DATA	40	Ground
41	VCC_1V8	42	VCC_1V8
43	Ground	44	Ground
45	VCC_3V3	46	VCC_3V3
47	Ground	48	Ground
49	VCC_5V	50	VCC_5V

The manufacturer and part number of this connector is: SAMTEC SFM-125-02-S-D-LC

A possible mating connector is: SAMTEC TFM-125-32-S-D-LC. This height is .44 inches. Your actual height may vary.

### 3.2.25 DC6, Expansion Connector

The DC6 connector is an expansion connector used to provide compatibility with the THS8200 video daughter card. This is a 5 x 2 pinned female surface mount connector. The pinout for the DC6 connector is shown in the table below.

**Table 25: DC6, Video Output Connector**

Pin #	Signal	Pin #	Signal
1	NC	2	NC
3	VCC_3V3	4	Ground
5	NC	6	NC
7	NC	8	NC
9	Ground	10	Ground

The manufacturer and part number of this connector is: SAMTEC SFM-105-02-S-D-LC

A possible mating connector is: SAMTEC TFM-105-32-S-D-LC. This height is .44 inches. Your actual height may vary.

### 3.2.26 DC7, Expansion Connector


Extra EMIF signals are available as general purpose I/O in some configurations. Connector DC7 provides access to these pins. This is a 10 x 2 pinned female surface mount connector. The pinout for the DC7 connector is shown in the table below.

**Table 26: DC7, Expansion Connector**

Pin #	Signal	Pin #	Signal
1	GIO54	2	GIO67
3	GIO65	4	GIO31
5	GIO63	6	GIO64
7	Ground	8	Ground
9	GIO62	10	GIO61
11	GIO60	12	GIO59
13	GIO58	14	GIO57
15	GIO56	16	GIO032
17	Ground	18	Ground
19	VCC_3V3	20	VCC_3V3

### 3.2.27 U10, Infrared Interface

U10 is an infrared receiver mounted on the edge of the board. This device interfaces to the MSP430 microcontroller. The view of U10 is shown from a board edge view in the figure below.



The receiver supports interaction with an Infrared remote control included with your EVM

### 3.3 LEDs

The EVM has ten (10) LEDs which are located on the top side of the board. Information regarding the LEDs are shown in the table below.

**Table 27: LEDs**

LED #	Use	Color
DS5	+5 Volts present	Green
DS14	User control via MSP430 I <sup>2</sup> C	Green
DS15	User control via MSP430 I <sup>2</sup> C	Green
DS16	User control via MSP430 I <sup>2</sup> C	Green
DS17	User control via MSP430 I <sup>2</sup> C	Green
DS18	User control via MSP430 I <sup>2</sup> C	Green
DS19	User control via MSP430 I <sup>2</sup> C	Green
DS20	User control via MSP430 I <sup>2</sup> C	Green
DS21	User control via MSP430 I <sup>2</sup> C	Green
DS22	Boot Mode Status	Green



### 3.4 Switches


The EVM has nine (9) switches. The function of these switches are shown in the table below.

**Table 28: Switches**

Switch	Function	Type
SW1	EMU0/EMU1 Control	4 Position DIP
SW5	Reset	Push Button/Momentary
SW6	User Readable	4 Position DIP
SW7	ARM Boot Mode Select	2 Position DIP
SW10	User Readable	Push Button/Momentary
SW11	User Readable	Push Button/Momentary
SW12	User Readable	Push Button/Momentary
SW13	User Readable	Push Button/Momentary
SW14	User Readable	Push Button/Momentary

#### 3.4.1 SW1, EMU0/1 Select Switch

SW1 is a 2 position DIP switch providing 4 options in selecting the state of the EMU0 and EMU1 pins on the TMS320DM355 processor. A view of the switch is shown in the figure below. The selection options with this switch are in the table below.



**Table 29: SW1, EMU0/1 Select**

State at Reset		Function
EMU1	EMU0	
L(0)	L(0)	Emulation Debug ARM JTAG Enabled
L(0)	H(1)	Not Defined
H(1)	L(0)	Not Defined
H(1)	H(1)	ICE PICK Mode * Both ARM & DSP JTAG Enabled


\* is the factory shipped configuration

### 3.4.2 SW5, Reset Switch

Switch SW5 is a push button reset switch that will RESET the board. The MSP430 controls all reset and power monitoring logic on the EVM.

### 3.4.3 SW6, User Readable 4 Position DIP Switch

Switch SW6 is a 4 position DIP switch with each position being an input to the MSP430 microcontroller and accessible to the DM355 via the I<sup>2</sup>C control registers. The table below shows what signal each position appears on.




**Table 30: SW6, User Readable 4 Position DIP Switch**

Position	Signal
1	SW_DIP0
2	SW_DIP1
3	SW_DIP2
4	SW_DIP3

### 3.4.4 SW7, ARM Boot Mode Select

Switch SW7 is a 2 position DIP switch used to select the ARM Boot Mode. The figure and table below show these options.



**Table 31: SW7, ARM Boot Mode Select**

Pos 2	Pos 1	HW Code	Function
ON	ON	0 0	NAND boot CE0 *
ON	OFF	0 1	NOR direct execute
OFF	ON	1 0	Boot from SD/MMC
OFF	OFF	1 1	Boot from UART

\* default setting

### 3.4.5 SW10 - SW14

Switches S10 through SW14 are push button momentary switches that are inputs in to the MSP430 microcontroller and accessible to the DM355 via I<sup>2</sup>C control registers on the MSP430. The table below shows what signal each switch appears on.

**Table 32: SW10 - SW14, Processor Configuration/Boot Load Options**

Switch	Signal
SW10	PB_SW10
SW11	PB_SW11
SW12	PB_SW12
SW13	PB_SW13
SW14	PB_SW14

### 3.5 Test Points

The EVM has 35 test points. All test points appear on the top of the board. The following figure identifies the position of each test point. the next table list each test point and the signal appearing on that test point.




Figure 3-22, DM355 EVM, Test Points

**Table 33: DM355 EVM Test Points**

Test Point #	Signal	Test Point #	Signal
TP2	VCC_1V8	TP29	Ground
TP3	AIC33 MFP2	TP30	Ground
TP4	AIC33 MFP3	TP31	VCC_5V
TP10	EM_ADV/GIO032	TP32	3V3_PWR_OK
TP13	VDDA_DAC	TP33	VCC_3V3
TP14	EM_CLK/GIO031	TP36	1V8_PWR_OK
TP21	CORE_PWR_OK	TP37	VCC_1V8
TP23	VCC_1V3	TP39	TMS320DM355 MXI2
TP25	Ground	TP40	TMS320DM355 MXO2
TP26	Ground	TP41	TMS320DM355 MXI1
TP27	Ground	TP42	TMS320DM355 MXO1
TP28	Ground	TP43	EM_A7

There are 12 power test points on the EVM. These test points provide a convenient mechanism to check the EVM's multiple power supplies. The table below shows the voltages for each test point and what the supply is used for.

**Table 34: Power Test Points**

Access Test Point	Voltage	Shunt	Power Domain
TP1	+1.8V	0.02 ohms	VDDAHV3V3
TP5	+1.3V	0.02 ohms	CVDD
TP6	+1.8V	0.02 ohms	VDDA1V8 HSSI
TP7	+1.3V	0.02 ohms	USB1V3
TP8	+3.3V	0.02 ohms	USB3V3
TP9	+1.3V	0.02 ohms	VDDA.PLL1 & 2
TP11	+3.3V	0.02 ohms	VDD
TP12	+1.8V	0.02 ohms	VDDS
TP22	+1.3V	0.02 ohms	Main 1.3V
TP34	+3.3V	0.025 ohms	Main 3.3V
TP38	+1.8V	0.025 ohms	Main 1.8V
TP12	+1.8V	0.025 ohms	DDR2 Power



# Appendix A

## Schematics

---

---


---

---


This appendix contains the schematics for the DM355 EVM.


<table border="1" style="margin: auto;"> <tr><td colspan="3">Memory Address Table</td></tr> <tr> <th>CHIP SELECT</th> <th>BASE ADDRESS HEX</th> <th>FUNCTION</th> </tr> <tr> <td>CE0 - NAND CS0</td> <td>0x0200 0000</td> <td>NAND FLASH CS0 R/W</td> </tr> <tr> <td>CE0 - NAND CS1</td> <td>0x0200 4000</td> <td>NAND FLASH CS1 R/W</td> </tr> <tr> <td>CE1 - PHY/MAC CHIP</td> <td>0x0401 4000</td> <td>DM9000A READ WRITE</td> </tr> </table>	Memory Address Table			CHIP SELECT	BASE ADDRESS HEX	FUNCTION	CE0 - NAND CS0	0x0200 0000	NAND FLASH CS0 R/W	CE0 - NAND CS1	0x0200 4000	NAND FLASH CS1 R/W	CE1 - PHY/MAC CHIP	0x0401 4000	DM9000A READ WRITE	<table border="1" style="margin: auto;"> <tr> <th>REV</th> <th>DESCRIPTION</th> <th>DATE</th> <th>APPROVED</th> </tr> <tr> <td>A</td> <td>Initial schematic ready for layout - Alpha Release</td> <td>04/01/07</td> <td>RRP</td> </tr> <tr> <td>B</td> <td>Pre-production release - Beta Release</td> <td>07/01/07</td> <td>RRP</td> </tr> <tr> <td>C</td> <td>Production release for 0.50 mm</td> <td>09/01/07</td> <td>RRP</td> </tr> <tr> <td>D</td> <td>Pre-production release for 0.65 mm</td> <td>09/28/07</td> <td>RRP</td> </tr> </table>	REV	DESCRIPTION	DATE	APPROVED	A	Initial schematic ready for layout - Alpha Release	04/01/07	RRP	B	Pre-production release - Beta Release	07/01/07	RRP	C	Production release for 0.50 mm	09/01/07	RRP	D	Pre-production release for 0.65 mm	09/28/07	RRP																																																																																																											
Memory Address Table																																																																																																																																															
CHIP SELECT	BASE ADDRESS HEX	FUNCTION																																																																																																																																													
CE0 - NAND CS0	0x0200 0000	NAND FLASH CS0 R/W																																																																																																																																													
CE0 - NAND CS1	0x0200 4000	NAND FLASH CS1 R/W																																																																																																																																													
CE1 - PHY/MAC CHIP	0x0401 4000	DM9000A READ WRITE																																																																																																																																													
REV	DESCRIPTION	DATE	APPROVED																																																																																																																																												
A	Initial schematic ready for layout - Alpha Release	04/01/07	RRP																																																																																																																																												
B	Pre-production release - Beta Release	07/01/07	RRP																																																																																																																																												
C	Production release for 0.50 mm	09/01/07	RRP																																																																																																																																												
D	Pre-production release for 0.65 mm	09/28/07	RRP																																																																																																																																												
<table border="1" style="margin: auto;"> <tr><td colspan="10">ARM ADDRESSING</td></tr> <tr> <td>A14</td><td>A13</td><td>A12</td><td>A11</td><td>A10</td><td>A9</td><td>A8</td><td>A7</td><td>A6</td><td>A5</td><td>A4</td><td>A3</td><td>A2</td><td>A1</td><td>AD</td><td>WORD</td> </tr> <tr> <td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>F</td><td></td><td></td><td></td><td>F</td><td></td><td></td><td></td><td></td><td></td><td>F</td> </tr> </table>	ARM ADDRESSING										A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AD	WORD	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1						F				F						F	<p>SHEMATIC CONTENTS</p> <p>SHEET01 - TITLE            SHEET02 - DM355 SERIAL I/O            SHEET03 - DM355 DDR2 INTERFACE            SHEET04 - DM355 EMIF            SHEET05 - DM355 USB            SHEET06 - DM355 VIDEO            SHEET07 - DM355 JTAG,CLKS,RESET            SHEET08 - DM355 POWER/GND-pins            SHEET09 - DM355 DECOUPLING CAPS</p> <p>SHEET10 - DDR2 MEMORY            SHEET11 - JTAG CONNECTORS            SHEET12 - NAND FLASH, SPI EEPROM, EMIF I/O DC            SHEET13 - RS232 INTERFACE            SHEET14 - SD/MMC IF - CE ATA IF            SHEET15 - VIDEO INPUT MULTIPLEXER            SHEET16 - IMAGER INTERFACE            SHEET17 - 5146 DECODER            SHEET18 - VIDEO DAUGHTER CARD IF            SHEET19 - AIC33</p> <p>SHEET20 - DM9000A ENET CONTROLLER            SHEET21 - ETHERNET CONNECTOR            SHEET22 - MSP430            SHEET23 - LEDS/SWITCHED ETC            SHEET24 - I/O DAUGHTER CARD IF            SHEET26 - CORE PWR SUPPLY,MSP430 PWR SUPPLY            SHEET27 - 3V3 AND 1V8 POWER SUPPLY</p>																																																																																				
ARM ADDRESSING																																																																																																																																															
A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AD	WORD																																																																																																																																
X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																
					F				F						F																																																																																																																																
<table border="1" style="margin: auto;"> <tr><td colspan="4">I2C Address Table</td></tr> <tr> <th colspan="2">ADDRESS</th> <th>DEVICE</th> <th>FUNCTION</th> </tr> <tr> <th>HEX</th> <th>BINARY</th> <th></th> <th></th> </tr> <tr> <td>0x25</td> <td>00100011B</td> <td>MSP430</td> <td>RTC,IR CTL, IO CTL, POWER MONITOR</td> </tr> <tr> <td>0x1B</td> <td>00011011B</td> <td>AIC33</td> <td>AUDIO CODEC - 00110(MFP1) (MFP0)</td> </tr> <tr> <td>0x5D</td> <td>01011101B</td> <td>TVP5146</td> <td>VIDEO DECODER - 101110(I2CA)</td> </tr> </table>	I2C Address Table				ADDRESS		DEVICE	FUNCTION	HEX	BINARY			0x25	00100011B	MSP430	RTC,IR CTL, IO CTL, POWER MONITOR	0x1B	00011011B	AIC33	AUDIO CODEC - 00110(MFP1) (MFP0)	0x5D	01011101B	TVP5146	VIDEO DECODER - 101110(I2CA)																																																																																																																							
I2C Address Table																																																																																																																																															
ADDRESS		DEVICE	FUNCTION																																																																																																																																												
HEX	BINARY																																																																																																																																														
0x25	00100011B	MSP430	RTC,IR CTL, IO CTL, POWER MONITOR																																																																																																																																												
0x1B	00011011B	AIC33	AUDIO CODEC - 00110(MFP1) (MFP0)																																																																																																																																												
0x5D	01011101B	TVP5146	VIDEO DECODER - 101110(I2CA)																																																																																																																																												
<table border="1" style="margin: auto;"> <tr><td colspan="10">REVISION STATUS OF SHEETS</td></tr> <tr> <td>A</td><td>A</td><td>A</td><td>A</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DRN</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>31</td><td>32</td><td>33</td><td>34</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DRN</td><td>T.W.R.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>A</td><td>C</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>DRN</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>21</td><td>22</td><td>23</td><td>24</td><td>25</td><td>26</td><td>27</td><td>28</td><td>29</td><td>30</td><td>DRN-REV</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>A</td><td>D2</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>A</td><td>DRN</td><td>C.W.O.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td><td>18</td><td>19</td><td>20</td><td>DRN</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>D2</td><td>D</td><td>D</td><td>D</td><td>D2</td><td>D</td><td>D</td><td>A</td><td>A</td><td></td><td>DRN</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> <tr> <td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>DRN</td><td>R.R.P.</td><td>04/01/2007</td><td>DATE</td> </tr> </table>	REVISION STATUS OF SHEETS										A	A	A	A							DRN	R.R.P.	04/01/2007	DATE	31	32	33	34							DRN	T.W.R.	04/01/2007	DATE	A	C	A	A	A	A	A	A	A	A	DRN	R.R.P.	04/01/2007	DATE	21	22	23	24	25	26	27	28	29	30	DRN-REV	R.R.P.	04/01/2007	DATE	A	D2	A	A	A	A	A	A	A	A	DRN	C.W.O.	04/01/2007	DATE	11	12	13	14	15	16	17	18	19	20	DRN	R.R.P.	04/01/2007	DATE	D2	D	D	D	D2	D	D	A	A		DRN	R.R.P.	04/01/2007	DATE	1	2	3	4	5	6	7	8	9	10	DRN	R.R.P.	04/01/2007	DATE	<table border="1" style="margin: auto;"> <tr><td colspan="4">SPECTRUM DIGITAL INCORPORATED</td></tr> <tr> <td colspan="4">Title: DM355 Evaluation Module</td> </tr> <tr> <td colspan="4">Page Contents: TITLE SHEET</td> </tr> <tr> <td>Size: B</td> <td>DWG NO</td> <td>509902-0001</td> <td>Revision: D2</td> </tr> <tr> <td>Date:</td> <td colspan="2">Wednesday, January 30, 2008</td> <td>Sheet 1 of 26</td> </tr> </table>	SPECTRUM DIGITAL INCORPORATED				Title: DM355 Evaluation Module				Page Contents: TITLE SHEET				Size: B	DWG NO	509902-0001	Revision: D2	Date:	Wednesday, January 30, 2008		Sheet 1 of 26
REVISION STATUS OF SHEETS																																																																																																																																															
A	A	A	A							DRN	R.R.P.	04/01/2007	DATE																																																																																																																																		
31	32	33	34							DRN	T.W.R.	04/01/2007	DATE																																																																																																																																		
A	C	A	A	A	A	A	A	A	A	DRN	R.R.P.	04/01/2007	DATE																																																																																																																																		
21	22	23	24	25	26	27	28	29	30	DRN-REV	R.R.P.	04/01/2007	DATE																																																																																																																																		
A	D2	A	A	A	A	A	A	A	A	DRN	C.W.O.	04/01/2007	DATE																																																																																																																																		
11	12	13	14	15	16	17	18	19	20	DRN	R.R.P.	04/01/2007	DATE																																																																																																																																		
D2	D	D	D	D2	D	D	A	A		DRN	R.R.P.	04/01/2007	DATE																																																																																																																																		
1	2	3	4	5	6	7	8	9	10	DRN	R.R.P.	04/01/2007	DATE																																																																																																																																		
SPECTRUM DIGITAL INCORPORATED																																																																																																																																															
Title: DM355 Evaluation Module																																																																																																																																															
Page Contents: TITLE SHEET																																																																																																																																															
Size: B	DWG NO	509902-0001	Revision: D2																																																																																																																																												
Date:	Wednesday, January 30, 2008		Sheet 1 of 26																																																																																																																																												





SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM355 SERIAL I/O			
Size: B	DWG NO: 509902-0001	Revision: D	
Date: Friday, March 14, 2008	Sheet 2 of 26		







Note:  
 ICE PICK Mode may have an issue booting from Reset  
 EMU0 = 1, EMU1 = 1  
 use ARM Mode  
 EMU0 = 0, EMU1 = 0  
 See page 11 for more information


SW7 Boot Select Setting for ARM Boot Mode:			
POS 2	POS 1	HW CODE	
ON	ON	0 0	BOOT ROM - NAND LOAD FROM CEO
ON	OFF	0 1	NOT AVAILABLE
OFF	ON	1 0	BOOT ROM - LOAD FROM SD/MMC
OFF	OFF	1 1	BOOT ROM - LOAD FROM UART

SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM355 EMIF			
Size: B	DWG NO	509902-0001	Revision: C
Date:	Friday, March 14, 2008	Sheet	4 of 26







SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM355 VIDEO			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet 6 of	26



SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM355 JTAG, RESET, CLOCKS			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet 7 of 26	




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM355 POWER			
Size: B	DWG NO: 509902-0001	Revision: D	
Date: Wednesday, January 30, 2008	Sheet 8 of 26		




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DM350 DECOUPLING CAPACITORS			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Wednesday, January 30, 2008	Sheet 9	of 26







SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: DDR2 MEMORY			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet	10 of 26




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: JTAG INTERFACE			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet	11 of 26




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: NAND FLASH, SPI EEPROM, EMIF I/O DC			
Size: B	DWG NO	509902-0001	Revision: D2
Date: Friday, March 14, 2008	Sheet	12 of	26




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: RS232			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet 13 of 26	




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: SD/MMC CARD INTERFACE			
Size: B	DWG NO	509902-0001	Revision: A
Date: Friday, March 14, 2008	Sheet 14 of 26		




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: VIDEO INPUT MULTIPLEXER			
Size: B	DWG NO	509902-0001	Revision: A
Date: Friday, March 14, 2008			Sheet 15 of 26



SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: IMAGER INTERFACE			
Size-B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet	16 of 26










SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: THS8200 DAUGHTER CARD INTERFACE			
Size: B	DWG NO: 509902-0001	Revision: A	
Date: Friday, March 14, 2008	Sheet 18 of 26		


Spectrum Digital, Inc









SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: ETHERNET OUTPUT			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet	21 of 26




SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: MSP430 & IR INTERFACE			
Size: B	DWG NO	509902-0001	Revision: C
Date:	Friday, March 14, 2008	Sheet 22 of	26





SPECTRUM DIGITAL INCORPORATED		
Title: DM355 Evaluation Module		
Page Contents: I/O DAUGHTER CARD INTERFACE		
Size: B	DWG NO 509902-0001	Revision: A
Date: Friday, March 14, 2008	Sheet 24 of 26	




$$V_{out} = V_{ref} * ( 1 + R_{1503}/R_{1504} )$$

Vref = 1.182 Volts

Vout = 3.6 volts

R1503 = 346K





SPECTRUM DIGITAL INCORPORATED			
Title: DM355 Evaluation Module			
Page Contents: POWER SUPPLY 3V3, 1V8			
Size: B	DWG NO	509902-0001	Revision: A
Date:	Friday, March 14, 2008	Sheet 26 of	26

Spectrum Digital, Inc



# Appendix B

## Mechanical Information


---

---

---

---


This appendix contains the mechanical information about the DM355 EVM produced by Spectrum Digital.











INCORPORATED

Printed in U.S.A., April 2008  
509905-0001 Rev E

