74HC138-Q100; 74HCT138-Q100

3-to-8 line decoder/demultiplexer; inverting

Rev. 1 — 16 July 2012

Product data sheet

1. General description

The 74HC138-Q100; 74HCT138-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC138-Q100; 74HCT138-Q100 decoder accepts three binary weighted address inputs (A $\underline{0}$, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs ($\overline{Y0}$ to $\overline{Y7}$).

The 74HC138-Q100; 74HCT138-Q100 features three enable inputs: two active LOW $(\overline{E}1 \text{ and } \overline{E}2)$ and one active HIGH (E3). Every output will be HIGH unless $\overline{E}1$ and $\overline{E}2$ are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the 74HC138-Q100; 74HCT138-Q100 to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138-Q100; 74HCT138-Q100 ICs and one inverter.

The 74HC138-Q100; 74HCT138-Q100 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Not used enable inputs must be permanently tied to their appropriate active HIGH- or LOW-state.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Demultiplexing capability
- Multiple input enable for easy expansion
- Complies with JEDEC standard no. 7A
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options





3. Ordering information

Table 1. Ordering information

Type number	Package				
	Temperature range	Name	Description	Version	
74HC138D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1	
74 HCT138D-Q100			body width 3.9 mm		
74HC138PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package;	SOT403-1	
74HCT138PW-Q100			16 leads; body width 4.4 mm		
74HC138BQ-Q100	−40 °C to +125 °C	DHVQFN16	I make a second and a second an	SOT763-1	
74HCT138BQ-Q100			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm		


4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input A0, A1, A2
<u>E</u> 1, <u>E</u> 2	4, 5	enable input E1, E2 (active LOW)
E3	6	enable input E3 (active HIGH)
$\overline{Y}0, \overline{Y}1, \overline{Y}2, \overline{Y}3, \overline{Y}4, \overline{Y}5, \overline{Y}6, \overline{Y}7$	15, 14, 13, 12, 11, 10, 9, 7	output $\overline{Y}0$, $\overline{Y}1$, $\overline{Y}2$, $\overline{Y}3$, $\overline{Y}4$, $\overline{Y}5$, $\overline{Y}6$, $\overline{Y}7$ (active LOW)
GND	8	ground (0 V)
V _{CC}	16	positive supply voltage

6. Functional description

Table 3. Function table[1]

Contro	ol		Input			Outp	Output							
<u>E</u> 1	E2	E3	A2	A 1	A0	<u>Y</u> 7	Y 6	<u>Y</u> 5	Y 4	Y 3	<u>Y</u> 2	<u>Y</u> 1	<u>Y</u> 0	
Н	X	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	
Χ	Н	Х												
Χ	Χ	L												
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	
			L	L	Н	Н	Н	Н	Н	Н	Н	L	Н	
				L	Н	L	Н	Н	Н	Н	Н	L	Н	Н
			L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	
			Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	
			Н	L	Н	Н	Н	L	Н	Н	Н	Н	Н	
			Н	Н	L	Н	L	Н	Н	Н	Н	Н	Н	
			Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	

^[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	50	mA
I_{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		<u>[1]</u> -	500	mW

^[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.
For TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN16 package: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC13	38-Q100		74HCT	138-Q10	0	Unit	
			Min	Тур	Max	Min	Тур	Max		
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	input voltage		0	-	V_{CC}	0	-	V_{CC}	V	
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V	
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V	
	V		-	-	83	-	-	-	ns/V	

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Ta	_{mb} = 25	°C	T _{amb} = -	40 °C to 5 °C	T _{amb} = - +12	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74HC138	B-Q100				'					
V _{IH}	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
~-	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	٧
l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
loz	OFF-state output current	per input pin; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; other inputs at V_{CC} or GND; $V_{CC} = 6.0 \text{ V}$; $I_O = 0 \text{ A}$		-	-	±0.5	-	±5.0	-	±10
Icc	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
C _I	input capacitance		-	3.5	-					pF
74HCT1	38-Q100									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V

74HC_HCT138_Q100

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Ta	_{mb} = 25	°C		-40 °C to 5 °C		-40 °C to 25 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$		'			'		'	'
	output voltage	$I_{O} = 20 \mu A$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}$	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{OZ}	OFF-state output current	per input pin; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; other inputs at V_{CC} or GND; $V_{CC} = 5.5 \text{ V}$; $I_O = 0 \text{ A}$	-	-	±0.5	-	±5.0	-	±10	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μА
Δl _{CC}	additional supply current	$\begin{split} &V_{I} = V_{CC} - 2.1 \text{ V;} \\ &\text{other inputs at } V_{CC} \text{ or GND;} \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V;} \\ &I_{O} = 0 \text{ A} \end{split}$								
		per input pin; An inputs	-	150	540	-	675	-	735	μΑ
		per input pin; En inputs	-	125	450	-	562.5	-	612.5	μΑ
		per input pin; E3 input	-	100	360	-	450	-	490	μΑ
C _I	input capacitance		-	3.5	-					pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions		T _{an}	_{ab} = 25	°C		-40 °C 85 °C		-40 °C 125 °C	Unit
			ľ	Min	Тур	Max	Min	Max	Min	Max	
For type	e 74HC138-Q1	00									
t _{pd}	propagation	An to Yn; see Figure 6	1]								
	delay	$V_{CC} = 2.0 \text{ V}$		-	41	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	15	30	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; C_{L} = 15 \text{ pF}$		-	12	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	12	26	-	33	-	38	ns
		E3 to \overline{Y} n; see Figure 6	1]								
		$V_{CC} = 2.0 \text{ V}$		-	47	150	-	190	-	225	ns
		$V_{CC} = 4.5 \text{ V}$		-	17	20	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	26	-	33	-	38	ns
		\overline{E} n to \overline{Y} n; see $\underline{Figure 7}$	1]								
		$V_{CC} = 2.0 \text{ V}$		-	47	150	-	190	-	225	ns
		$V_{CC} = 4.5 \text{ V}$		-	17	20	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	26	-	33	-	38	ns
t _t	transition time	Yn; see Figure 6 and Figure 7	2]								
		$V_{CC} = 2.0 \text{ V}$		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$		-	6	13	-	16	-	19	ns
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>3]</u>	-	67	-	-	-	-	-	pF

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 8.

Symbol	Parameter	Conditions		T _{ar}	_{nb} = 25	°C	T _{amb} = -40 °C to +85 °C		T _{amb} = -40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
For type	74HCT138-Q	100									
t _{pd}	propagation	An to \overline{Y} n; see Figure 6	<u>[1]</u>								
	delay	V _{CC} = 4.5 V		-	20	35	-	44	-	53	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		E3 to Yn; see Figure 6	<u>[1]</u>								
		V _{CC} = 4.5 V		-	18	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		En to Yn; see Figure 7	<u>[1]</u>								
		V _{CC} = 4.5 V		-	19	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t _t	transition time	Yn; see Figure 6 and Figure 7	[2]								
		V _{CC} = 4.5 V		-	7	15	-	19	-	22	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V_I = GND to V_{CC}	[3]	-	67	-	-	-	-	-	pF

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

 $^{[2] \}quad t_t \text{ is the same as } t_{THL} \text{ and } t_{TLH}.$

^[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).


11. Waveforms



Measurement points are given in Table 8.

 $\ensuremath{V_{OL}}$ and $\ensuremath{V_{OH}}$ are typical voltage output levels that occur with the output load.

Fig 6. Propagation delay input (An) and enable input (E3) to output (Yn) and transition time output (Yn)




Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 7. Propagation delay enable input (En) to output (Yn) and transition time output (Yn)

Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC138-Q100	0.5V _{CC}	0.5V _{CC}
74HCT138-Q100	1.3 V	1.3 V





Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

 R_1 = Load resistance.

S1 = Test selection switch.

Fig 8. Load circuitry for measuring switching times


Table 9. Test data

Туре	Input		Load		S1 position				
	V _I	t _r , t _f	C _L R _L		t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
74HC138-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		
74HCT138-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	σ	٧	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 9. Package outline SOT109-1 (SO16)

74HC_HCT138_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ	
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°	

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18
501403-1		WIO-153				

Fig 10. Package outline SOT403-1 (TSSOP16)

74HC_HCT138_Q100

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 11. Package outline SOT763-1 (DHVQFN16)

74HC_HCT138_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
MIL	Military

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74HC_HCT138_Q100 v.1	20120716	Product data sheet	-	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74HC_HCT138_Q100

74HC138-Q100; 74HCT138-Q100

3-to-8 line decoder/demultiplexer; inverting

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC138-Q100; 74HCT138-Q100

NXP Semiconductors

3-to-8 line decoder/demultiplexer; inverting

17. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	4
6	Functional description	4
7	Limiting values	Ę
8	Recommended operating conditions	Ę
9	Static characteristics	6
10	Dynamic characteristics	8
11	Waveforms	1(
12	Package outline	12
13	Abbreviations	15
14	Revision history	15
15	Legal information	16
15.1	Data sheet status	16
15.2	Definitions	16
15.3	Disclaimers	
15.4	Trademarks	17
16	Contact information	17
17	Contents	4 9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.