PEMD3; PIMD3; PUMD3

NPN/PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 10 k Ω

Rev. 10 — 15 November 2009

Product data sheet

1. Product profile

1.1 General description

NPN/PNP Resistor-Equipped Transistors (RET).

Table 1. Product overview

Type number	Package		PNP/PNP	NPN/NPN	
	NXP	JEITA	complement	complement	
PEMD3	SOT666	-	PEMB11	PEMH11	
PIMD3	SOT457	SC-74	-	-	
PUMD3	SOT363	SC-88	PUMB11	PUMH11	

1.2 Features

- Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs

1.3 Applications

- Low current peripheral driver
- Control of IC inputs
- Replaces general-purpose transistors in digital applications

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	50	V
Io	output current (DC)		-	-	100	mA
R1	bias resistor 1 (input)		7	10	13	kΩ
R2/R1	bias resistor ratio		0.8	1	1.2	



2. Pinning information

Table 3. Pinning

Table 5.	ı ııııııy		
Pin	Description	Simplified outline	Symbol
1	GND (emitter) TR1		
2	input (base) TR1	6 5 4	6 5 4
3	output (collector) TR2		
4	GND (emitter) TR2		R1 R2
5	input (base) TR2		TR1
6	output (collector) TR1	001aab555	1 2 3
			006aaa143

3. Ordering information

Table 4. Ordering information

Type number	Package	Package		
	Name	Description	Version	
PEMD3	-	plastic surface mounted package; 6 leads	SOT666	
PIMD3	SC-74	plastic surface mounted package; 6 leads	SOT457	
PUMD3	SC-88	plastic surface mounted package; 6 leads	SOT363	

4. Marking

Table 5. Marking codes

Type number	Marking code[1]
PEMD3	D3
PIMD3	M7
PUMD3	D*3

[1] * = -: made in Hong Kong

* = p: made in Hong Kong

* = t: made in Malaysia

* = W: made in China

Limiting values 5.

Product data sheet

Table 6. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Per transis	stor; for the PNP transistor	with negative pola	rity		
V_{CBO}	collector-base voltage	open emitter	-	50	V
V_{CEO}	collector-emitter voltage	open base	-	50	V
V_{EBO}	emitter-base voltage	open collector	-	10	V
VI	input voltage TR1				
	positive		-	+40	V
	negative		-	-10	V
	input voltage TR2				
	positive		-	+10	V
	negative		-	-40	V
Io	output current (DC)		-	100	mA
I _{CM}	peak collector current		-	100	mA
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$			
	SOT363		<u>[1]</u> -	200	mW
	SOT457		[2] _	300	mW
	SOT666		[1][3] _	200	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
Per device)				
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$			
	SOT363		<u>[1]</u> -	300	mW
	SOT457		[2] _	600	mW
	SOT666		[1][3]	300	mW

^[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

3 of 11

Device mounted on an FR4 PCB with 65 µm copper strip line, standard footprint.

^[3] Reflow soldering is the only recommended soldering method.

6. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per trans	sistor						
R _{th(j-a)}	thermal resistance from junction to ambient	in free air					
	SOT363		<u>[1]</u>	-	-	625	K/W
	SOT457		[2]	-	-	417	K/W
	SOT666		[1][3]	-	-	625	K/W
Per devid	ce						
R _{th(j-a)}	thermal resistance from junction to ambient	in free air					
	SOT363		<u>[1]</u>	-	-	416	K/W
	SOT457		[2]	-	-	208	K/W
	SOT666		[1][3]	-	-	416	K/W

^[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

7. Characteristics

Table 8. Characteristics


 $T_{amb} = 25 \, ^{\circ}\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per trans	sistor; for the PNP tran	nsistor with negative polarity				
I _{CBO}	collector-base cut-off current	$V_{CB} = 50 \text{ V}; I_E = 0 \text{ A}$	-	-	100	nA
I _{CEO}	collector-emitter	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A}$	-	-	1	μΑ
	cut-off current	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A};$ $T_{j} = 150 ^{\circ}\text{C}$	-	-	50	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$	-	-	400	μΑ
h _{FE}	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 5 \text{ mA}$	30	-	-	
V _{CEsat}	collector-emitter saturation voltage	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$	-	-	150	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = 5 \text{ V}; I_{C} = 100 \mu\text{A}$	-	1.1	8.0	V
$V_{I(on)}$	on-state input voltage	$V_{CE} = 0.3 \text{ V}; I_{C} = 10 \text{ mA}$	2.5	1.8	-	V
R1	bias resistor 1 (input)		7	10	13	kΩ
R2/R1	bias resistor ratio		0.8	1	1.2	
C _c	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = I_e = 0 \text{ A};$ f = 1 MHz	-	-	-	
	TR1 (NPN)		-	-	2.5	pF
	TR2 (PNP)		-	-	3	pF

4 of 11

^[2] Device mounted on an FR4 PCB with 65 μm copper strip line, standard footprint.


^[3] Reflow soldering is the only recommended soldering method.



$$V_{CE} = 5 V$$

- (1) $T_{amb} = 150 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -40 \, ^{\circ}C$


Fig 1. TR1 (NPN): DC current gain as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$

- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -40 \, ^{\circ}C$


Fig 2. TR1 (NPN): Collector-emitter voltage as a function of collector current; typical values





- (1) $T_{amb} = -40 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$


Fig 3. TR1 (NPN): On-state input voltage as a function of collector current; typical values



$$V_{CE} = 5 V$$

- (1) $T_{amb} = -40 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 4. TR1 (NPN): Off-state input voltage as a function of collector current; typical values




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 5. TR2 (PNP): DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 6. TR2 (PNP): Collector-emitter voltage as a function of collector current; typical values




$$V_{CE} = -0.3 \text{ V}$$

(1)
$$T_{amb} = -40 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 7. TR2 (PNP): On-state input voltage as a function of collector current; typical values



$$V_{CE} = -5 \text{ V}$$


(1)
$$T_{amb} = -40 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 8. TR2 (PNP): Off-state input voltage as a function of collector current; typical values

8. Package outline



9. Packing information

Table 9. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	-		Packii	Packing quantity			
				3000	4000	8000	10000	
PEMD3	SOT666	2 mm pitch, 8 mm tape and reel		-	-	-315	-	
		4 mm pitch, 8 mm tape and reel		-	-115	-	-	
PIMD3 SOT457		4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-	-	-135	
		4 mm pitch, 8 mm tape and reel; T2	[3]	-125	-	-	-165	
PUMD3 SOT363		4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-	-	-135	
		4 mm pitch, 8 mm tape and reel; T2	[3]	-125	-	-	-165	

^[1] For further information and the availability of packing methods, see Section 12.

^[2] T1: normal taping

^[3] T2: reverse taping

PEMD3; PIMD3; PUMD3

NPN/PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 10 k Ω

10. Revision history

Table 10. Revision history

Product data sheet

Document ID	Release date	Data sheet status	Change notice	Supersedes	
PEMD3_PIMD3_ PUMD3_10	20091115	Product data sheet	-	PEMD3_PIMD3_ PUMD3_9	
Modifications:	 This data sheet was changed to reflect the new company name NXP Semiconductors including new legal definitions and disclaimers. No changes were made to the technica content. 				
	Figure 9 Pa	ckage outline SOT363 (SC	<u>88)</u> : updated		
PEMD3_PIMD3_ PUMD3_9	20050518	Product data sheet	-	PEMD3_PIMD3_ PUMD3_8	
PEMD3_PIMD3_ PUMD3_8	20041206	Product data sheet	-	PEMD3_PUMD3_7	

9 of 11

PEMD3; PIMD3; PUMD3

NPN/PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = 10 k Ω

11. Legal information

11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

11.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

13. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information
3	Ordering information
4	Marking 2
5	Limiting values
6	Thermal characteristics 4
7	Characteristics4
8	Package outline
9	Packing information 8
10	Revision history
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks
12	Contact information
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by