LS7083N LS7084N



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

QUADRATURE CLOCK CONVERTER

April 2009

FEATURES:

- x1 and x4 mode selection
- Up to 16MHz output clock frequency
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications.
- TTL and CMOS compatible I/Os
- +3V to +12V operation (VDD VSS)
- · LS7083N, LS7084N (DIP);

LS7083N-S, LS7084N-S (SOIC) - See Figure 1

Applications:

- Interface incremental encoders to Up / Down Counters (See Figure 6A and Figure 6B)
- Interface rotary encoders to Digital Potentiometers (See Figure 7)

DESCRIPTION:

The **LS7083N** and **LS7084N** are CMOS quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the **LS7083N** or **LS7084N**, are converted to strings of Up Clocks and Down Clocks (**LS7083N**) or to a Clock and an Up/Down direction control (**LS7084N**). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

INPUT/OUTPUT DESCRIPTION:

RBIAS (Pin 1)

Input for external component connection. A resistor connected between this input and Vss adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (Tow \leq TPs).

VDD (Pin 2)

Supply Voltage positive terminal.

Vss (Pin 3)

Supply Voltage negative terminal.

A (Pin 4)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.

B (Pin 5)

Quadrature Clock Input B. This input has a filter circuit identical to input A.


Mode (Pin 6)

Mode is a 3-state input to select resolutions x1, x2 or x4. The selected resolution multiplies the input quadrature clock rate by 1, 2 and 4, respectively, in producing the outputs $\overline{\text{UPCK}}$ / $\overline{\text{DNCK}}$ and $\overline{\text{CLK}}$ (see Figure 2).

The Mode input logic levels selects resolutions as follows:

Logic 0 = x1 Float = x2 Logic 1 = x4

PIN ASSIGNMENT - TOP VIEW






FIGURE 1

LS7083N - DNCK (Pin 7)

In **LS7083N**, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input.

LS7084N - UP/DN (Pin 7)

In **LS7084N**, this is the count direction indication output. When A input leads the B input, the UP/\overline{DN} output goes high indicating that the count direction is UP. When A input lags the B input, UP/\overline{DN} output goes low, indicating that the count direction is DOWN.

LS7083N - UPCK (Pin 8)


In **LS7083N**, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input.

LS7084N - CLK (Pin 8)

In **LS7084N**, this is the combined UP Clock and DOWN Clock <u>output</u>. The count direction at any instant is indicated by the UP/DN output (Pin 7).

NOTE: For the **LS7084N**, the timing of CLK and UP/DN requires that the <u>counter</u> interfacing with **LS7084N** counts on the rising edge of the CLK pulses.

ABSOLUTE MAXIMUM RATINGS PARAMETER DC Supply Voltage	SYMBOL VDD - VSS		VALUE 16.0		UNITS V		
Voltage at any input	VIN		Vss - 0.3 to Vdd + 0.3		V		
Operating temperature	TA		0 to +70		°C		
Storage temperature	Тѕтс	-5	55 to +150		°C		
DC ELECTRICAL CHARACTERISTICS: (All voltages referenced to Vss, Ta = 0°C to 70°C.)							
PARAMETER Supply voltage	SYMBOL VDD	MIN 3.0	MAX 12.0	UNITS V	CON	DITION	
Supply current	IDD	-	10.0	μA	input	= 12V, All frequencies = 0Hz $\Delta S = 2M\Omega$	
MODE Logic Low	VIL	-	0.5 V DD	V			
A, B Logic Low	VIL	-	0.7	V	V _{DD}	= 3V	
,		_	1.0	V	V DD	= 5V	
		-	2.8	V		= 12V	
MODE Logic High	VIH	VDD - 0.5	_	V	_		
A, B Logic High	VIH	2.0	_	v	VDD	= 3V	
A, B Logic riigii	V II I	3.0	_	V	VDD		
		6.6	-	V		= 12V	
		0.0	-	V	V DD 1	= 120	
ALL OUTPUTS:							
Sink Current	lou	1.0		m 1	VDD	2)/	
	lol	1.3	-	mA			
VOL = 0.4V		1.9	-	mA	VDD:		
		2.9	-	mA	• טטע	= 12V	
Source Current	Юн	0.83 -		mA		VDD = 3V	
VOH = VDD - 0.5V		1.1			V DD	VDD = 5V	
		1.6	-	mA	VDD	= 12V	
TRANSIENT CHARACTERISTICS:							
$(TA = 0^{\circ}C \text{ to } 70^{\circ}C)$							
PARAMETER A, B inputs:	SYMBOL	MIN		MAX	UNITS	CONDITION	
Validation Delay	Tvd	-	=		ns	VDD = 3V	
,				250 170	ns	VDD = 5V	
		-	•	71	ns	VDD = 12V	
A, B inputs:							
Pulse Width	TPW	TVD +	TVD + TOW Infir		ns	-	
A to B or B to A							
Phase Delay	Tps	To)W	Infinite	ns	_	
Thase Delay	11-3	10	7 V V	ii iii iite	113	_	
				1			
A, B frequency	fA, B	-		2TPW	Hz	-	
-							
Input to Output Delay	Tos		_	280	no	VDD = 3V	
input to Output Delay	פטו	-	-		ns		
		-	•	220	ns	VDD = 5V	
		-		120	ns	VDD = 12V	
						Includes input	
						validation delay	
Outrout Olant B. Inc. M. III	T -111	_	0		_	0 5: 40-5	
Output Clock Pulse Width	Tow	50		-	ns	See Fig. 4 & 5	



NOTE: Output clocks labeled 1, 2 and 4 have the following interpretations.

- 1. Generated in x1, x2 and x4 modes.
- 2. Generated in x2 and x4 modes only.
- 3. Generated in x4 mode only.

FIGURE 2. LS7083N / LS7084N INPUT / OUTPUT TIMING

