



5A Low Dropout Adjustable Regulator

Features

- Guaranteed < 1.3V dropout at full load current
- Fast transient response
- Voltage Reference Initial Accuracy of 1%
- Output Current Limiting
- Built-In Thermal Shutdown
- RoHS-compliant, halogen-free

Applications

- Low Voltage Processor Applications such as: P54C™, P55C™, Cyrix M2™, POWER PC, AMD
- GTL+ Termination for Pentium PRO , Klamath
- Low Voltage Memory Termination Applications
- Standard 3.3V Chip Set and Logic Applications

Description

The APU1050 is a low dropout three-terminal adjustable regulator with minimum of 5A output current capability. This product is specifically designed to provide well regulated supply for low voltage IC applications such as Pentium™ P54C™, P55C™ as well as GTL+ termination for Pentium Pro™ and Klamath™ processor applications. The APU1050 is also well suited for other processors such as Cyrix™, AMD and Power PC™ applications. The APU1050 is guaranteed to have <1.3V dropout at full load current making it ideal to provide well regulated outputs of 2.5V to 3.3V from inputs of 4.75V to 7V.

Ordering Information

- APU1050H-HF-3TR** **RoHS-compliant halogen-free TO-252 on tape and reel (3000 pcs/reel)**
- APU1050S-HF-3TR** **RoHS-compliant halogen-free TO-263 on tape and reel (800 pcs/reel)**
- APU1050P-HF-3TB** **RoHS-compliant halogen-free TO-220 in tubes**

Typical Application




Figure 1 - Typical Application of APU1050 in a 5V to 3.38V regulator

Notes: Pentium P54C, P55C, Klamath, Pentium Pro, VRE are trademarks of Intel Corp. Cyrix M2 is trademark of Cyrix Corp. Power PC is trademark of IBM Corp.



Absolute Maximum Ratings

Input Voltage (V_{IN})	7V
Power Dissipation	Internally Limited
Storage Temperature Range	-65°C To 150°C
Operating Junction Temperature Range	0°C To 150°C

Electrical Specifications

Unless otherwise specified, these specifications apply over $C_{IN}=1\mu F$, $C_{OUT}=10\mu F$, and $T_J=0$ to 150°C. Typical values refer to $T_J=25^\circ C$.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Voltage	V_{REF}	$I_O=10mA$, $T_J=25^\circ C$, $V_{IN}-V_O=1.5V$ $I_O=10mA$, $V_{IN}-V_O=1.5$	1.238 1.225	1.25 1.25	1.262 1.275	V
Line Regulation		$I_O=10mA$, $1.3V < (V_{IN}-V_O) < 7V$			0.2	%
Load Regulation (Note 1)		$V_{IN}=3.3V$, $V_{ADJ}=0V$, $10mA < I_O < 5A$			0.4	%
Dropout Voltage (Note 2)	ΔV_O	Note 2, $I_O=4A$ $I_O=5A$		1.1	1.2 1.3	V
Current Limit		$V_{IN}=3.3V$, $\Delta V_O=100mV$	5.1			A
Minimum Load Current (Note 3)		$V_{IN}=3.3V$, $V_{ADJ}=0V$		5	10	mA
Thermal Regulation		30ms Pulse, $V_{IN}-V_O=3V$, $I_O=5A$		0.01	0.02	%/W
Ripple Rejection		$f=120Hz$, $C_O=25\mu F$ Tantalum, $I_O=2.5A$, $V_{IN}-V_O=3V$	60	70		dB
Adjust Pin Current	I_{ADJ}	$I_O=10mA$, $V_{IN}-V_O=1.5V$, $T_J=25^\circ C$, $I_O=10mA$, $V_{IN}-V_O=1.5V$		55	120	μA
Adjust Pin Current Change		$I_O=10mA$, $V_{IN}-V_O=1.5V$, $T_J=25^\circ C$		0.2	5	μA
Temperature Stability		$V_{IN}=3.3V$, $V_{ADJ}=0V$, $I_O=10mA$		0.5		%
Long Term Stability		$T_J=125^\circ C$, 1000Hrs		0.3	1	%
RMS Output Noise		$T_J=25^\circ C$, $10Hz < f < 10KHz$		0.003		% V_O


Note 1: Low duty cycle pulse testing with Kelvin connections is required in order to maintain accurate data.

Note 2: Dropout voltage is defined as the minimum differential voltage between V_{IN} and V_{OUT} required to maintain regulation at V_{OUT} . It is measured when the output voltage drops 1% below its nominal value.

Note 3: Minimum load current is defined as the minimum current required at the output in order for the output voltage to maintain regulation. Typically the resistor dividers are selected such that it automatically maintains this current.


Pin Configuration

2-Pin Plastic TO-252 (D-Pak)




$R_{thJA}=70^\circ C/W$ for 0.5" square pad

3-Pin Plastic TO-263 (S)



$R_{thJA}=35^\circ C/W$ for 1" Square pad

3-Pin Plastic TO-220 (P)



$R_{thJT}=2.7^\circ C/W$ $R_{thJA}=60^\circ C/W$



Pin Descriptions

PIN #	PIN SYMBOL	PIN DESCRIPTION
1	Adj	A resistor divider from this pin to the V_{OUT} pin and ground sets the output voltage.
2	V_{OUT}	The output of the regulator. A minimum of $10\mu\text{F}$ capacitor must be connected from this pin to ground to ensure stability.
3	V_{IN}	The input pin of the regulator. Typically a large storage capacitor is connected from this pin to ground to ensure that the input voltage does not sag below the minimum drop out voltage during the load transient response. This pin must always be 1.3V higher than V_{OUT} in order for the device to regulate properly.

Block Diagram




Figure 2 - Simplified block diagram of the APU1050.

Application Information

Introduction

The APU1050 adjustable Low Dropout (LDO) regulator is a three-terminal device which can easily be programmed with the addition of two external resistors to any voltage within the range of 1.25 to 5.5 V. This regulator, unlike the first generation of the three-terminal regulators such as LM117 that required 3V differential between the input and the regulated output, only needs 1.3V differential to maintain output regulation. This is a key requirement for today's microprocessors that need typically 3.3V supply and are often generated from the 5V supply. Another major requirement of these microprocessors such as the Intel P54C™ is the need to switch the load current from zero to several amps in tens of

nanoseconds at the processor pins, which translates to an approximately 300 to 500ns current step at the regulator. In addition, the output voltage tolerances are also extremely tight and they include the transient response as part of the specification. For example Intel VRE™ specification calls for a total of $\pm 100\text{mV}$ including initial tolerance, load regulation and 0 to 4.6A load step.

The APU1050 is specifically designed to meet the fast current transient needs as well as providing an accurate initial voltage, reducing the overall system cost with the need for fewer output capacitors.



Application Information (cont.)

Output Voltage Setting

The APU1050 can be programmed to any voltage in the range of 1.25V to 5.5V with the addition of R1 and R2 external resistors according to the following formula:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R2}{R1}\right) + I_{ADJ} \times R2$$

Where:

$V_{REF} = 1.25V$ Typically

$I_{ADJ} = 50\mu A$ Typically

R1 and R2 as shown in Figure 3:




Figure 3 - Typical application of the APU1050 for programming the output voltage.

The APU1050 keeps a constant 1.25V between the output pin and the adjust pin. By placing a resistor R1 across these two pins a constant current flows through R1, adding to the I_{ADJ} current and into the R2 resistor producing a voltage equal to the $(1.25/R1) \times R2 + I_{ADJ} \times R2$ which will be added to the 1.25V to set the output voltage. This is summarized in the above equation. Since the minimum load current requirement of the APU1050 is 10mA, R1 is typically selected to be 121Ω resistor so that it automatically satisfies the minimum current requirement. Notice that since I_{ADJ} is typically in the range of 50μA it only adds a small error to the output voltage and should only be considered when a very precise output voltage setting is required. For example, in a typical 3.3V application where $R1=121\Omega$ and $R2=200\Omega$ the error due to I_{ADJ} is only 0.3% of the nominal set point.

Load Regulation

Since the APU1050 is only a three-terminal device, it is not possible to provide true remote sensing of the output voltage at the load. Figure 4 shows that the best load regulation is achieved when the bottom side of R2 is connected to the load and the top side of R1 resistor is connected directly to the case or the V_{OUT} pin of the regulator and not to the load. In fact, if R1 is connected to the load side, the effective resistance between the

regulator and the load is gained up by the factor of $(1+R2/R1)$, or the effective resistance will be $R_{P(eff)}=R_P \times (1+R2/R1)$. It is important to note that for high current applications, this can represent a significant percentage of the overall load regulation and one must keep the path from the regulator to the load as short as possible to minimize this effect.




Figure 4 - Schematic showing connection for best load regulation.

Stability

The APU1050 requires the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. Typical designs for microprocessor applications use standard electrolytic capacitors with a typical ESR in the range of 50 to 100mΩ and an output capacitance of 500 to 1000μF. Fortunately as the capacitance increases, the ESR decreases resulting in a fixed RC time constant. The APU1050 takes advantage of this phenomena in making the overall regulator loop stable. For most applications a minimum of 100μF aluminum electrolytic capacitor such as Sanyo MVGX series, Panasonic FA series as well as the Nichicon PL series ensures both stability and good transient response.

Thermal Design

The APU1050 incorporates an internal thermal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction temperatures in the range of 150°C, it is recommended that the selected heat sink be chosen such that during maximum continuous load operation the junction temperature is kept below this number. The example below shows the steps in selecting the proper regulator heat sink for the worst case current consumption using Intel 200MHz microprocessor as the load.



Application Information (cont.)

Assuming the following specifications:

$V_{IN} = 5V$
 $V_{OUT} = 3.5V$
 $I_{OUT(MAX)} = 4.6A$
 $T_A = 35^{\circ}C$

The steps for selecting a proper heat sink to keep the junction temperature below 135°C are given as:

- 1) Calculate the maximum power dissipation using:

$P_D = I_{OUT} \times (V_{IN} - V_{OUT})$
 $P_D = 4.6 \times (5 - 3.5) = 6.9W$

- 2) Select a package from the regulator data sheet and record its junction to case (or tab) thermal resistance.

Selecting TO-220 package gives us:

$R_{thJC} = 2.7^{\circ}C/W$

- 3) Assuming that the heat sink is black anodized, calculate the maximum heat sink temperature allowed:

Assume $R_{thCS}=0.05^{\circ}C/W$ (heat-sink-to-case thermal resistance for black anodized)

$T_S = T_J - P_D \times (R_{thJC} + R_{thCS})$
 $T_S = 135 - 6.9 \times (2.7 + 0.05) = 116^{\circ}C$

- 4) With the maximum heat sink temperature calculated previously, the heat-sink-to-air thermal resistance (θ_{SA}) is calculated by first calculating the temperature rise above the ambient as follows:

$\Delta T = T_S - T_A = 116 - 35 = 81^{\circ}C$
 $\Delta T = \text{Temperature Rise Above Ambient}$

$R_{thSA} = \frac{\Delta T}{P_D} = \frac{81}{6.9} = 11.7^{\circ}C/W$

- 5) Next, a heat sink with lower R_{thSA} than the one calculated in Step 4 must be selected. One way to do this is to simply look at the graphs of the "Heat Sink Temp Rise Above the Ambient" vs. the "Power Dissipation" and select a heat sink that results in lower temperature rise than the one calculated in previous step. The following heat sinks from AAVID and Thermalloy meet this criteria.

	Air Flow (LFM)				
	0	100	200	300	400
Thermalloy	6021PB	6021PB	6073PB	6109PB	7141D
AAVID	534202B	534202B	507302	575002	576802B

Note: For further information regarding the above companies and their latest product offerings and application support contact your local representative or the numbers listed below:

AAVID.....PH# (603) 528 3400
 Thermalloy.....PH# (214) 243-4321

Designing for Microprocessor Applications

As it was mentioned before, the APU1050 is designed specifically to provide power for the new generation of the low voltage processors requiring voltages in the range of 2.5V to 3.6V generated by stepping down the 5V supply. These processors demand a fast regulator that supports their large load current changes. The worst case current step seen by the regulator is anywhere in the range of 1 to 7A with the slew rate of 300 to 500ns which could happen when the processor transitions from "Stop Clock" mode to the "Full Active" mode. The load current step at the processor is actually much faster, in the order of 15 to 20ns, however, the decoupling capacitors placed in the cavity of the processor socket handle this transition until the regulator responds to the load current levels. Because of this requirement the selection of high frequency low ESR and low ESL output capacitor is imperative in the design of these regulator circuits.

Figure 5 shows the effects of a fast transient on the output voltage of the regulator. As shown in this figure, the ESR of the output capacitor produces an instantaneous drop equal to the ($\Delta V_{ESR}=ESR \times \Delta I$) and the ESL effect will be equal to the rate of change of the output current times the inductance of the capacitor. ($\Delta V_{ESL}=L \times \Delta I/\Delta t$). The output capacitance effect is a droop in the output voltage proportional to the time it takes for the regulator to respond to the change in the current, ($\Delta V_C=\Delta t \times \Delta I/C$) where Δt is the response time of the regulator.



Application Information (cont.)




Figure 5 - Typical regulator response to the fast load current step.

An example of a regulator design to meet the Intel P54C™ VRE specification is given below.

Assume the specification for the processor as shown in Table 1:

Type of Processor	V _{OUT} Nominal	I _{MAX}	Max Allowed Output Tolerance
Intel-P54C VRE	3.50 V	4.6 A	±100 mV

Table 1 - Processor Specification

The first step is to select the voltage step allowed in the output due to the output capacitor's ESR:

- 1) Assuming the regulator's initial accuracy plus the resistor divider tolerance is $\approx \pm 53\text{mV}$ ($\pm 1.5\%$ of 3.5V nominal), then the total step allowed for the ESR and the ESL is -47mV .

Assuming that the ESL drop is -10mV , the remaining ESR step will be -37mV . Therefore the output capacitor ESR must be:

$$\text{ESR} \leq \frac{37}{4.6} = 8\text{m}\Omega$$

The Sanyo MVGX series is a good choice to achieve both price and performance goals. The 6MV1500GX, 1500 μF , 6.3V has an ESR of less than 36m Ω typical. Selecting 5 of these capacitors in parallel has an ESR of $\approx 7.2\text{m}\Omega$ which achieves our design goal.

The next step is to calculate the drop due to the capacitance discharge and make sure that this drop in voltage is less than the selected ESL drop in the previous step.

- 2) The output capacitance is $5 \times 1500\mu\text{F} = 7500\mu\text{F}$

$$\Delta V_c = \frac{\Delta t \times \Delta I}{C} = \frac{2 \times 4.6}{7500} = 1.2\text{mV}$$

Where:

$\Delta t = 2\mu\text{s}$ is the regulator response time

To set the output DC voltage, we need to select R1 and R2:

- 3) Assuming R1=121 Ω , 0.1%:

$$R2 = \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \times R1 = \left(\frac{3.5}{1.25} - 1 \right) \times 121 = 217.8\Omega$$

Select R2=218 Ω , 0.1%

Selecting both R1 and R2 resistors to be 0.1% tolerance, results in the least amount of error introduced by the resistor dividers leaving $\approx \pm 1.3\%$ error budget for the APU1050 reference which is within the initial accuracy of the device.

Finally, the input capacitor is selected as follows:

- 4) Assuming that the input voltage can drop 150mV before the main power supply responds, and that the main power supply response time is $\approx 50\mu\text{s}$, then the minimum input capacitance for a 4.6A load step is given by:

$$C_{\text{IN}} = \frac{4.6 \times 50}{0.15} = 1530\mu\text{F}$$

The ESR should be less than:

$$\text{ESR} = \frac{(V_{\text{IN}} - V_{\text{OUT}} - \Delta V - V_{\text{DROP}})}{\Delta I}$$

Where:

V_{DROP} L Input voltage drop allowed in step 4

ΔV L Maximum regulator dropout voltage

ΔI L Load current step

$$\text{ESR} = \frac{(5 - 3.5 - 1.2 - 0.15)}{4.6} = 0.032\Omega$$

Selecting two Sanyo 1500 μF , the same type as the output capacitors, meets our requirements.



Application Information (cont.)

Figure 6 shows the completed schematic for our example.




Figure 6 - Final schematic for the Intel VRE application.


Layout Consideration

The output capacitors must be located as close to the V_{OUT} terminal of the device as possible. It is recommended to use a section of a layer of the PC board as a plane to connect the V_{OUT} pin to the output capacitors to prevent any high frequency oscillation that may result due to excessive trace inductance.

L




Package Dimensions: TO-252




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A2	1.80	2.30	2.80
A3	0.40	0.50	0.60
B1	0.40	0.70	1.00
D	6.00	6.50	7.00
D1	4.80	5.35	5.90
E3	3.50	4.00	4.50
F	2.20	2.63	3.05
F1	0.50	0.85	1.20
E1	5.10	5.70	6.30
E2	0.50	1.10	1.80
e	--	2.30	--
C	0.35	0.50	0.65

1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.




Marking Information: TO-252






Package Dimensions: TO-220



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	4.40	4.60	4.80
b	0.76	0.88	1.00
D	8.60	8.80	9.00
c	0.36	0.43	0.50
E	9.80	10.10	10.40
L4	14.70	15.00	15.30
L5	6.20	6.40	6.60
D1	5.10 REF.		
c1	1.25	1.35	1.45
b1	1.17	1.32	1.47
L	13.25	13.75	14.25
e	2.54 REF.		
L1	2.60	2.75	2.89
ϕ	3.71	3.84	3.96
E1	7.4 REF.		


1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information: TO-220






Package Dimensions: TO-263



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	4.25	4.75	5.20
A1	0.00	0.15	0.30
A2	2.20	2.45	2.70
b	0.70	0.90	1.10
b1	1.07	1.27	1.47
c	0.30	0.45	0.60
c1	1.15	1.30	1.45
D	8.30	8.90	9.40
E	9.70	10.10	10.50
e	2.04	2.54	3.04
L2	-----	1.50	-----
L3	4.50	4.90	5.30
L4	-----	1.50	----

1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information: TO-263



Product: APU1050
 Package code:
 U1050S ←
 S = RoHS-compliant halogen-free TO-263
 Date Code (YWWSSS)
 Y : Last digit of the year
 WW : Work week
 SSS : Lot code sequence