




Complementary N and P-channel Enhancement-mode Power MOSFETs

- Simple Drive Requirement
- Low On-resistance
- Fast Switching Performance
- RoHS-compliant, halogen-free




N-CH	BV_{DSS}	20V
	$R_{DS(ON)}$	30m Ω
	I_D	6A
P-CH	BV_{DSS}	-20V
	$R_{DS(ON)}$	50m Ω
	I_D	-5A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, low on-resistance and cost-effectiveness.

The AP4500GM-HF-3 is in a standard SO-8 package, which is widely used for commercial and industrial surface-mount applications, and is well suited for applications such as DC and servo motor drives.



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	20	-20	V
V_{GS}	Gate-Source Voltage	± 12	± 12	V
I_D at $T_A=25^\circ\text{C}$	Continuous Drain Current ³	6.0	-5.0	A
I_D at $T_A=70^\circ\text{C}$	Continuous Drain Current ³	4.8	-4.0	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
P_D at $T_A=25^\circ\text{C}$	Total Power Dissipation	2.0		W
	Linear Derating Factor	0.016		W/ $^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150		$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150		$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	62.5	$^\circ\text{C}/\text{W}$

Ordering Information

AP4500GM-HF-3TR RoHS-compliant, halogen-free SO-8, shipped on tape and reel (3000 pcs/reel)



N-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=4.5V, I_D=6A$	-	-	30	m Ω
		$V_{GS}=2.5V, I_D=5.2A$	-	-	45	m Ω
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	0.5	-	1.2	V
g_{fs}	Forward Transconductance	$V_{DS}=10V, I_D=6A$	-	6	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=20V, V_{GS}=0V$	-	-	1	μA
		$V_{DS}=20V, V_{GS}=0V, T_j=70^\circ\text{C}$	-	-	25	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 12V, V_{DS}=0V$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=6A$	-	10	15	nC
Q_{gs}	Gate-Source Charge	$V_{DS}=16V$	-	1.1	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{GS}=4.5V$	-	4.1	-	nC
$t_{d(on)}$	Turn-on Delay Time ²	$V_{DS}=10V$	-	7	-	ns
t_r	Rise Time	$I_D=1A$	-	10	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{GS}=5V$	-	21	-	ns
t_f	Fall Time	$R_D=10\Omega$	-	5	-	ns
C_{iss}	Input Capacitance	$V_{GS}=0V$	-	570	910	pF
C_{oss}	Output Capacitance	$V_{DS}=20V$	-	90	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	85	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=1.7A, V_{GS}=0V$	-	-	1.2	V
t_{rr}	Reverse Recovery Time ²	$I_S=6A, V_{GS}=0V,$	-	21	-	ns
Q_{rr}	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	14	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
3. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10\text{sec}$; 135°C/W when mounted on min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



P-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-20	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-4.5V, I_D=-2.2A$	-	-	50	m Ω
		$V_{GS}=-2.5V, I_D=-1.8A$	-	-	90	m Ω
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.5	-	-1	V
g_{fs}	Forward Transconductance	$V_{DS}=-10V, I_D=-2.2A$	-	2.2	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-20V, V_{GS}=0V$	-	-	-1	μA
		$V_{DS}=-16V, V_{GS}=0V, T_j=70^\circ\text{C}$	-	-	-25	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 12V, V_{DS}=0V$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=-5A$	-	13	20	nC
Q_{gs}	Gate-Source Charge	$V_{DS}=-16V$	-	1.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{GS}=-4.5V$	-	4.5	-	nC
$t_{d(on)}$	Turn-on Delay Time ²	$V_{DS}=-10V$	-	8	-	ns
t_r	Rise Time	$I_D=-1A$	-	17	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{GS}=-5V$	-	24	-	ns
t_f	Fall Time	$R_D=10\Omega$	-	36	-	ns
C_{iss}	Input Capacitance	$V_{GS}=0V$	-	920	1500	pF
C_{oss}	Output Capacitance	$V_{DS}=-20V$	-	90	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	85	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=-1.8A, V_{GS}=0V$	-	-	-1.2	V
t_{rr}	Reverse Recovery Time ²	$I_S=-5A, V_{GS}=0V,$	-	28	-	ns
Q_{rr}	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	16	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
3. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10\text{sec}$; 135 $^\circ\text{C}/\text{W}$ when mounted on min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Typical N-channel Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical N-channel Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveforms




Fig 12. Gate Charge Waveform



Typical P-channel Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical P-channel Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveforms








Fig 12. Gate Charge Waveform



Package Dimensions: SO-8




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	1.35	1.55	1.75
A1	0.10	0.18	0.25
B	0.33	0.41	0.51
C	0.19	0.22	0.25
D	4.80	4.90	5.00
E1	3.80	3.90	4.00
E	5.80	6.15	6.50
L	0.38	0.71	1.27
θ	0	4.00	8.00
e	1.27 TYP		



1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information:



Product: AP4500
 Package:
 GM = RoHS-compliant SO-8
 Date/lot code (YWWSSS)
 Y: Last digit of the year
 WW: Work week
 SSS: Lot code sequence