



The Cardinal Cappuccino Crystal Oscillator Dual LVDS/LVPECL 10MHz - 250MHz

Features

- 2.5V or 3.3V supply voltage-configurable
- 10MHz to 250MHz LVDS and LVPECL outputs- configurable
- Better than 2Hz tuning resolution
- Low power, typically 23mA LVDS and 54mA LVPECL
- Temperature range: -40°C to +85°C
- Stability: $\pm 25 / \pm 50$ ppm
- Phase Jitter (12kHz – 20 MHz) 0 .9ps RMS

Applications

- Multimedia
- Computing
- Networking, etc.

- Switches between 2 Frequencies

Part Numbering Example: **CJD E 5P L Z - A7 BR - XXX.XXX / XXX.XXX TS**

CJD	E	5P	L	Z	A7	BR	XXX.XXX	/	XXX.XXX	TS
SERIES	OUTPUT	PACKAGE	VOLTAGE	OPTIONS	OPERATING TEMP.	STABILITY	FREQ. "0"		FREQ. "1"	TRI-STATE
CJD	L = LVDS E = LVPECL	5 = 5 X 3.2 C* 7 = 5 X 7 C* 5P = 5 X 3.2 P* 7P = 5 X 7 P*	S = 2.5V L = 3.3V	Z = T & R	A7 = -40°C to +85°C	BR = ± 25 ppm BP = ± 50 ppm	10-250 MHz Pin 2 Logic "0"	/	10-250 MHz Pin 2 Logic "1"	TS = Tri-State

Specification

Waveform	LVDS/ LVPECL
Frequency	10MHz to 250MHz
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Supply Voltage	2.5V, 3.3V
Frequency Stability vs. Temp. Range	± 25 ppm/ ± 50 ppm
Input Current	23/54mA
Phase Jitter	.9ps Typical
Start-Up Time	10ms Max
Enable/ Disable Input Voltage	$V_{IH} \geq 0.7V_{DD}$ or No Connection, $V_{IL} \leq 0.3V_{DD}$ or Ground
Aging/ Year	± 3 ppm Max

P* = Plastic
C* = Ceramic

Description

The Cardinal Cappuccino crystal oscillator is based on a high performance integrated circuit designed for use in Cardinal’s continued expanding leadership products in the programmable frequency control industry. Cardinal’s new Cappuccino design is today state of the art in oscillators. The Cappuccino line product features 10MHz to 1.5GHz with CJDL/ CJDE ranging 10MHz to 250MHz Output, 2.5V or 3.3V Supply Voltage, LVDS/ LVPECL commercial -20°C to +70°C and industrial temperature range -40°C to +85°C.

Cardinal’s new CJDL/ CJDE series is competitively priced and has the lowest typical power consumption 23/54mA LVDS/ LVPECL (70% less power than the Fox XpressO™ oscillator), lowest jitter and best phase noise over 10kHz to 20MHz vs. the traditional fixed frequency quartz oscillators and Surface Acoustic Wave oscillators. Cardinal’s programming centers utilize modern robotics, for testing, programming and 100% final testing as we do with all our programmable offerings. The Cardinal CJDL/ CJDE series line is offered in both ceramic and low cost plastic industry standard packages.

Cardinal’s Cappuccino line fits in all applications requiring a reference frequency including Multimedia, Computing, Networking, consumer etc.

Absolute Maimum Ratings

Item	Symbol	Condition	Unit
Input Voltage	V _I	-0.5 to V _{DD} + 0.5	V
Output Voltage	V _O	-0.5 to V _{DD} + 0.5	V
Positive Supply Voltage	V _{DD}	4.2	V
Storage Temperature		-55 to +125	°C



DC Electric Characteristics (T = 25°C)

Unless stated otherwise, the data presented here was taken over the following parameters, $V_{DD} = 3.3V \pm 10\%$ or $2.5V \pm 5\%$, $T_a = -40^\circ C$ to $+85^\circ C$ (industrial)

Item	Symbol	Specification			
		Min	Typ	Max	Units
Power Supply (V_{DD} , GND pins)	V_{DD}	2.97	3.3	3.63	V
		2.375	2.5	2.625	V
	I_{DD}		23		mA
	I_{DD}		54		mA
	I_{OED}		16		mA
	T_{VDD}	100			μS

Item	Symbol	Specification				
		Min	Typ	Max	Units	
AC Characteristics						
Outputs						
LVDS (OUT, OUTn)	Frequency Range	F_{LVDS}	10		250	MHz
	Stability		-25		+25	ppm
	Operating Temperature		-40		+85	$^\circ C$
	Differential Output Voltage	V_{OD}	175	350		mV
	V_{OD} Magnitude Change	ΔV_{OD}			50	mV
	Offset Voltage	V_{OS}		1.25		V
	V_{OS} Magnitude	ΔV_{OS}			50	mV
	Duty Cycle	ODC_{LVDS}	45		55	%
	Rise Time	t_R	125		350	ps
	Fall Time	t_F	150		350	ps
LVPECL (OUT, OUTn)	Frequency Range	F_{LVPECL}	10		250	MHz
	Stability		-25		+25	ppm
	Operating Temperature		-40		+85	$^\circ C$
	Output High Voltage	V_{OH}	$V_{DD} - 1.03$		$V_{DD} - .6$	V
	Output Low Voltage	V_{OL}	$V_{DD} - 1.85$		$V_{DD} - 1.6$	V
	Differential Duty Cycle	$DODC_{LVPECL}$	48		52	%
	Rise Time	t_R	150		250	ps
	Fall Time	t_F	150		250	ps
OE Turn On Time ($<50MHz$)		$OE_{LOW/HIGH}$		200	ns	
OE Turn On Time ($>50MHz$)		$OE_{LOW/HIGH}$		100	ns	
OE Turn Off Time		$OE_{HIGH/LOW}$		50	ns	
Jitter	Phase Jitter (12kHz to 20MHz)	t_{jit}	0.4	0.9	1.5	ps rms
	Period Jitter	$t_{RMS, DIFF}$		3	4.5	ps
		$t_{p-p, DIFF}$		30	45	ps



Performance Characteristic Curves

Unless otherwise specified, data is characterized over temperature range -40°C to +85°C and voltage range 2.2V - 3.63V.

I_{DD} vs. V_{DD}




Figure 1. LVDS I_{DD} vs. Frequency, V_{DD}




Figure 2. LVPECL I_{DD} vs. Frequency, V_{DD} , Temp.

*Note: LVPECL I_{DD} does not include output current
Add 32 mA to include output current

OE Turn-on and Turn-off Times

Notes:

- These measurements were all performed with an AC coupled output so that leakage currents do not affect the timing of the measurement. This results in all outputs floating to the midpoint of the signal levels when off.
- When LVDS is disabled the output goes to the common mode voltage (approximately 1.25V).
- When LVPECL is disabled the output goes to tri-state level which floats to Vol.




Figure 3. 2.5V LVDS OE Enabled Time




Figure 4. 2.5V LVDS OE Disabled Time




Figure 5. 3.3V LVDS OE Enabled Time




Figure 6. 3.3V LVDS OE Disabled Time




Figure 7. 2.5V LVPECL OE Enabled Time




Figure 8. 2.5V LVPECL OE Disabled Time




Figure 9. 3.3V LVPECL OE Enabled Time




Figure 10. 3.3V LVPECL OE Disabled Time

Waveform Measurements

The following figures are descriptions for how the waveforms are measured for the datasheet applications.





Figure 11. 3.3V or 2.5V LVDS waveform measurement test setup



Note: For 2.5V measurements change Vss to -.5V

Figure 12. 3.3V LVPECL waveform measurement test setup

Application Information

Termination for 3.3V LVPECL Output

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts offered are recommended only as guidelines.

OUT and nOUT are low impedance following outputs that generate LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 13 and 14 present two different designs. They are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designer simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 13. 3.3V LVPECL XO Application Schematic & Power Supply Decoupling




Figure 14. Alternante 3.3V LVPECL XO Application Schematic & Power Supply Decoupling

Termination for 2.5V LVPECL Output

Figure 15-17 shows examples of termination for 2.5V LVPECL drivers. These terminations are equivalent to terminating 50Ω to VCC-2V. For VCC = 2.5V, the VCC-2V is very close to ground level. The 18Ω in Figure 16 can be eliminated and termination is shown in Figure 17.




Figure 15. 2.5V LVPECL XO Drive Termination Example




Figure 16. Alternate 2.5V LVPECL XO Drive Termination Example




Figure 17. Alternate 2.5V LVPECL XO Drive Termination Example




Figure 18. Termination for 3.3V and 2.5V LVDS Output





Figure 19. 3.3V and 2.5V LVDS XO Application Schematic & Power Supply Decoupling

Phase Noise & Jitter Plots

11-Feb-13
22:46:11

1: HpAlv(2)
5 ps
288 s
+8X/+8X
in 166488



p@lv(2) 8.438 ns
low(D) 1 8.11417 ns
high(D) 1 0.14472 ns
range(D) 1 38.268 μs
sigma(D) 1 3.854 ps

1 μs
1 trig only
2 83ns 500 s
3 disabled
4 trig only

2 DC -13mV

SING. CLOCK

Select
Measurement
View



acquire mode
Single

acquire
18.88 μs

00
ACQUISITION


8 08/0

STOPPED



145 Route 46 West
Wayne, NJ 07470

Recommended Solder Profile for
 Cardinal Components, Inc.
 Package Infrared Reflow.
 Do Not Use Ultrasonic-Wave Soldering or
 Wave Solder with Package Immersed in Solder
 Damage to Crystal will result.



Reliability

Cardinal Components Inc., qualification includes aging at various extreme temperatures, shocks and vibration, temperature cycling, and IR reflow simulation. The Cappuccino family meets the following qualification tests:

Environmental Compliance	
Parameter	Conditions
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solvents	MIL-STD-883, Method 2016
Moisture Sensitivity Level	IPC/ JEDEC J-STD-020, MSL1

Handling Precautions



Although ESD protection circuitry has been designed into the Cappuccino proper precautions should be taken when handling and mounting. Cardinal employs a human body model (HBM) and a charged-device model (CDM) for ESD susceptibility testing and design protection evaluation.

ESD Ratings		
Model	Minimum	Conditions
Human Body Model	1000V	MIL-STD-883, Method 3015
Charged Device Model	900V	JEDEC, JESD22-C101
Mechine Model	200V	JEDEC, JESD22-A115-A



Style 7: 5x7mm Ceramic


Style 5: 5x3.2mm Ceramic



6 Pad LVDS/LVPECL					
Pin 1	OE Output Enable				
Pin 2	FS Frequency Select				
Pin 3	GND				
Pin 4	OUT				
Pin 5	nOUT				
Pin 6	VDD				

6 Pad LVDS/LVPECL					
Pin 1	OE Output Enable				
Pin 2	FS Frequency Select				
Pin 3	GND				
Pin 4	OUT				
Pin 5	nOUT				
Pin 6	VDD				


Style 7P: 5x7mm Plastic



6 Pad LVDS/LVPECL

Pin 1	OE Output Enable			
Pin 2	FS Frequency Select			
Pin 3	GND			
Pin 4	OUT			
Pin 5	nOUT			
Pin 6	VDD			


Style 5P: 5x3.2mm Plastic



6 Pad LVDS/LVPECL

Pin 1	OE Output Enable			
Pin 2	FS Frequency Select			
Pin 3	GND			
Pin 4	OUT			
Pin 5	nOUT			
Pin 6	VDD			

el Specifications



Dimensions (mm)									
Model		A	B	C	D	E	F	STD QTY *	
CJAL/ CJAE		1.5	4.0	8.0	9	16.0	1.8	1,000	

Dimensions (mm)									
Model		G	H	I	J	K	L	M	
CJAL/ CJAE		2.0	13	21	60	180	17.5	1.0	



145 Route 46 West
Wayne, NJ 07470