



**Solid State Devices, Inc.**


14701 Firestone Blvd \* La Mirada, Ca 90638  
 Phone: (562) 404-4474 \* Fax: (562) 404-1773  
 ssdi@ssdi-power.com \* www.ssdi-power.com

# SFF44N50M SFF44N50Z


## 25 AMP, 500 Volts, 110 mΩ Avalanche Rated N-channel MOSFET

### DESIGNER'S DATA SHEET

**TO-254**



**TO-254Z**




**Note 1: maximum current limited by package configuration**


- Features:**
- Rugged poly-Si gate
  - Lowest ON-resistance in the industry
  - Avalanche rated
  - Hermetically Sealed, Isolated Package
  - Low Total Gate Charge
  - Fast Switching
  - TX, TXV, S-Level screening available
  - Improved ( $R_{DS(ON)}$   $Q_G$ ) figure of merit

Maximum Ratings		Symbol	Value	Units
Drain - Source Voltage		$V_{DSS}$	500	V
Gate - Source Voltage	continuous transient	$V_{GS}$	$\pm 20$ $\pm 30$	V
Max. Continuous Drain Current (package limited)	@ $T_C = 25^\circ C$ @ $T_C = 125^\circ C$	$I_{D1}$ $I_{D2}$	25 12	A
Max. Instantaneous Drain Current (Tj limited)	@ $T_C = 25^\circ C$	$I_{D3}$	35	A
Max. Avalanche current	@ $L = 0.1$ mH	$I_{AR}$	20	A
Single / Repetitive Avalanche Energy	@ $L = 0.1$ mH	$E_{AS} / E_{AR}$	1100 / 1	mJ
Total Power Dissipation	@ $T_C = 25^\circ C$	$P_D$	125	W
Operating & Storage Temperature		$T_{OP} \& T_{STG}$	-55 to +150	$^\circ C$
Maximum Thermal Resistance (Junction to Case)		$R_{jc}$	1.0 (typ.0.75)	$^\circ C / W$

**TO254  
(M)**



**TO254Z  
(Z)**



**NOTE:** All specifications are subject to change without notification. SCDD's for these devices should be reviewed by SSDI prior to release.

**DATA SHEET #: FT0030A**

**DOC**



**Solid State Devices, Inc.**

14701 Firestone Blvd \* La Mirada, Ca 90638  
 Phone: (562) 404-4474 \* Fax: (562) 404-1773  
 ssdi@ssdi-power.com \* www.ssdi-power.com

# SFF44N50M

# SFF44N50Z

Electrical Characteristics <sup>4/</sup>	Symbol	Min	Typ	Max	Units
<b>Drain to Source Breakdown Voltage</b> $V_{GS} = 0V, I_D = 250\mu A$	<b><math>BV_{DSS}</math></b>	500	530	—	V
<b>Drain to Source On State Resistance</b> $V_{GS} = 10V, I_D = 20A, T_j = 25^\circ C$ $V_{GS} = 10V, I_D = 12A, T_j = 125^\circ C$ $V_{GS} = 10V, I_D = 20A, T_j = 150^\circ C$	<b><math>R_{DS(on)}</math></b>	—	100 230 270	110 — —	mΩ
<b>Gate Threshold Voltage</b> $V_{DS} = V_{GS}, I_D = 1.8mA, T_j = 25^\circ C$ $V_{DS} = V_{GS}, I_D = 250\mu A, T_j = 25^\circ C$ $V_{DS} = V_{GS}, I_D = 250\mu A, T_j = -55^\circ C$ $V_{DS} = V_{GS}, I_D = 250\mu A, T_j = 125^\circ C$	<b><math>V_{GS(th)}</math></b>	2.1 — — —	3.0 2.7 3.2 1.9	3.9 — — —	V
<b>Gate to Source Leakage</b> $V_{GS} = \pm 20V, T_j = 25^\circ C$ $V_{GS} = \pm 20V, T_j = 125^\circ C$	<b><math>I_{GSS}</math></b>	— —	10 30	$\pm 100$ —	nA
<b>Zero Gate Voltage Drain Current</b> $V_{DS} = 500V, V_{GS} = 0V, T_j = 25^\circ C$ $V_{DS} = 500V, V_{GS} = 0V, T_j = 125^\circ C$ $V_{DS} = 500V, V_{GS} = 0V, T_j = 150^\circ C$	<b><math>I_{DSS}</math></b>	— — —	0.01 2.0 10	25 — 250	$\mu A$ $\mu A$ $\mu A$
<b>Forward Transconductance</b> $V_{DS} = 10V, I_D = 20A, T_j = 25^\circ C$	<b><math>g_{fs}</math></b>	10	30	—	Mho
<b>Total Gate Charge</b> $V_{GS} = 10V$	<b><math>Q_g</math></b>	—	175	—	nC
<b>Gate to Source Charge</b> $V_{DS} = 380V$	<b><math>Q_{gs}</math></b>	—	28	—	nC
<b>Gate to Drain Charge</b> $I_D = 32A$	<b><math>Q_{gd}</math></b>	—	80	—	nC
<b>Turn on Delay Time</b> $V_{GS} = 10V$	<b><math>t_{d(on)}</math></b>	—	30	—	nsec
<b>Rise Time</b> $V_{DS} = 380V$	<b><math>t_r</math></b>	—	10	—	
<b>Turn off Delay Time</b> $I_D = 32A$	<b><math>t_{d(off)}</math></b>	—	70	—	
<b>Fall Time</b> $R_G = 2.7\Omega, pw = 3\mu s$	<b><math>t_f</math></b>	—	10	—	
<b>Diode Forward Voltage</b> $I_F = 32A, V_{GS} = 0V$	<b><math>V_{SD}</math></b>	—	1.0	1.5	V
<b>Diode Reverse Recovery Time</b> $I_F = 32A, di/dt = 100A/\mu sec$	<b><math>t_{rr}</math></b>	—	540	—	nsec
<b>Peak Reverse Recovery Current</b>	<b><math>I_{RM(rec)}</math></b>	—	45	—	A
<b>Reverse Recovery Charge</b>	<b><math>Q_{rr}</math></b>	—	12	—	$\mu C$
<b>Input Capacitance</b> $V_{GS} = 0V$	<b><math>C_{iss}</math></b>	—	4500	—	pF
<b>Output Capacitance</b> $V_{DS} = 25V$	<b><math>C_{oss}</math></b>	—	540	—	
<b>Reverse Transfer Capacitance</b> $f = 1 MHz$	<b><math>C_{rss}</math></b>	—	100	—	

**NOTES:**

\* Pulse Test: Pulse Width = 300μsec, Duty Cycle = 2%.

1/ For Ordering Information, Price, and Availability Contact Factory.

2/ Screening per MIL-PRF-19500.

3/ For Package Outlines / lead bending options / pinout configurations Contact Factory.

4/ Unless Otherwise Specified, All Electrical Characteristics @25°C.

**Available Part Numbers:**

Consult Factory

PIN ASSIGNMENT (Standard)			
Package	Drain	Source	Gate
TO-254 (M)	Pin 1	Pin 2	Pin 3
TO-254Z (Z)	Pin 1	Pin 2	Pin 3