

# CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



ABFM

7.0 x 5.0 x 1.8mm

ABFM SERIES



## FEATURES:

- Based on a proprietary analog multiplier
- Tri-State Output
- Ultra low Phase Noise
- 125MHz, 156.25MHz, 187.5MHz, and 212.5MHz applications
- 2.5V to 3.3V +/- 10% operation
- Ceramic SMD, low profile package

## APPLICATIONS:

- Fiber Channel
- 12Gbit SERDES
- 10Gbit SERDES
- PCI Express

## STANDARD SPECIFICATIONS:

### PARAMETERS

ABRACON P/N	ABFM Series
Frequency Range	30 MHz to 280 MHz (Contact ABRACON for frequencies out of the range)
Operating Temperature	0°C to + 70°C (see options)
Storage Temperature	- 55°C to + 125°C
Overall Frequency Stability:	± 50 ppm max. (see options)
Supply Voltage (V <sub>DD</sub> )	3.3V or 2.5V ±10% (see options)
Jitter	See Table 2.1
Low Phase Noise	See Table 2.1
Aging (ppm/ the first year) :	± 3.0 ppm max.


### PECL

Supply Current (I <sub>DD</sub> ) [F <sub>out</sub> = 212.50MHz]	100mA max.
Output Clock Duty Cycle @ V <sub>DD</sub> -1.3V	45% min, 50% typical, 55% max.
Output High Voltage (V <sub>OH</sub> )	V <sub>DD</sub> -1.025V min
Output Low Voltage (V <sub>OL</sub> )	V <sub>DD</sub> -1.620V max
Clock Rise time (t <sub>r</sub> ) @ 20/80%	0.2ns typ, 0.8ns max
Clock Fall time (t <sub>f</sub> ) @ 80/20%	0.2ns typ, 0.8ns max

### LVDS

Supply Current (I <sub>DD</sub> ) [F <sub>out</sub> = 212.50MHz]	55mA typical, 60mA max
Output Clock Duty Cycle @ 1.25V	45% min, 50% typical, 55% max
Output Differential Voltage (V <sub>OD</sub> )	247mV min, 355mV typical, 454mV max
VDD Magnitude Change (ΔV <sub>OD</sub> )	-50mV min, 50mV max
Output High Voltage (V <sub>OH</sub> )	1.4V typical, 1.6V max
Output Low Voltage (V <sub>OL</sub> )	1.1V typical, 0.9V min
Offset Voltage [R <sub>L</sub> = 100Ω]	V <sub>OS</sub> = 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Voltage [R <sub>L</sub> = 100Ω]	ΔV <sub>OS</sub> = 0mV min, 3mV typical, 25mV max
Power-off Leakage (I <sub>OXD</sub> ) [V <sub>out</sub> =V <sub>DD</sub> or GND, V <sub>DD</sub> =0V]	±1mA typical, ±10μA max
Output Short Circuit Current (I <sub>OSD</sub> )	-5.7mA typ, -8mA max
Differential Clock Rise Time (t <sub>r</sub> ) [R <sub>L</sub> =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 1.0ns max
Differential Clock Fall Time (t <sub>f</sub> ) [R <sub>L</sub> =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 1.0ns max

# CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



ABFM

7.0 x 5.0 x 1.8mm

ABFM SERIES



RoHS  
Compliant


## STANDARD SPECIFICATIONS:

<b>CMOS</b>	
Supply Current ( $I_{DD}$ ) [at 100MHz, load 15pF]	16mA typ, 40mA max
Output Clock Duty Cycle @ 50% $V_{DD}$	45% min, 50% typical, 55% max
Output High Voltage ( $V_{OH}$ ) [ $I_{OH} = -8.5mA$ ]	2.4V min
Output Low Voltage ( $V_{OL}$ ) [ $I_{OL} = 8.5mA$ ]	0.4V max
Output Drive Current ( $I_{OSD}$ ) [ $V_{OL} = 0.4V, V_{OH} = 2.4V$ ]	8.5mA typ
Output Clock Rise/Fall time [10% ~ 90% $V_{DD}$ w/10pF load]	2.0ns typical, 2.5ns max
Output Clock Duty cycle [Measured @ 50% $V_{DD}$ ]	45% min, 50% typical, 55% max

**Table 2.1** (Example data. Frequency dependent. Reference only)

Frequency (MHz)	Phase Noise (dBc)			Phase jitter RMS (ps)		Period jitter peak to peak (ps)	
	Offset			Typical	Max	Typical	Max
	1kHz	10kHz	100kHz				
155.52	-128	-137	-143	0.5	1	5	10
212.5	-115	-122	-120	3.5	5	10	20
312.5	-113	-120	-115	3.5	5	10	20
622.08	-107	-117	-111	3.5	5	10	20

## OPTIONS AND PART IDENTIFICATION (Left blank if standard)



### TRI-STATE PIN OUT DESCRIPTION:

OUTPUT TYPE OPTION		PIN 1 logic level* (Tri-State pinout operation)	Output State
P	PECL	1	Tri-state
		0 (Default)	Enabled
P1	PECL1	0	Tri-state
		1	Enabled
V	LVDS	0	Tri-state
		1(Default)	Enabled
C	CMOS	0	Tri-state
		1(Default)	Enabled

\*Connect to VDD for logic level "1", connect to ground for logic level "0".



