

**Description:**

The SB61S1024B series products are 32,768-words by 32-bits burst-pipelined CMOS synchronous SRAMs fabricated with advanced 8" wafer submicron CMOS technology. Using advanced synchronous peripheral circuits and a 2-bit burst counter, the SB61S1024B series products exhibit very high-speed performance with single +3.3-volt power supply. Application areas include data SRAM for both high-performance PCs or workstation, and buffer memory for communication and networking systems. The SB61S1024B is packed in 100-pin QFP/TQFP packages.

**Features:**

- Synchronous operation
- Single +3.3-volt power supply
- LVTTTL-compatible inputs and outputs
- Very high-speed clock access time: 4/4.5/5 nsec (Max.) for 133M/117M/100MHz clock frequency
- Burst Read/Write for burst and linear burst sequence
- Fully Registered inputs and outputs for pipelined operation
- Asynchronous output enable
- Separate byte write enable and global write enable
- Three chip enables for easy depth expansion
- 2T2T operation feasible for 512K byte and 1M byte data RAM extension
- Power down control provided
- 100-pin QFP/TQFP packages

## Ordering Information:

Part Number	Package	Word Organization	Access Time ns(Max.)	Supply Voltage (Typ.)
SB61S1024B-4	100-Pin QFP/TQFP	32,768x 32 bits	4 ns/133MHz	3.3± 0.3V
SB61S1024B-4.5			4.5 ns/117MHz	
SB61S1024B-5			5 ns/100MHz	


**Silicon-Based Technology Corporation**


1F, No. 23, R&amp;D Rd. I, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel : 886-3-5777897

Fax : 886-3-5779832




**PIN CONNECTION (Top View) :**





Functional Block Diagram :





**PIN DESCRIPTION :**

SYMBOL	TYPE	DESCRIPTION
A0-A14	Input, Synchronous	Host Address
I/O1-I/O32	I/O, Synchronous	Data Inputs / Outputs
CLK	Input, Clock	Processor Host Bus Clock
$\overline{CE1}$ 、 $\overline{CE2}$ 、 $\overline{CE3}$	Input, Synchronous	Chip Enables
$\overline{GW}$	Input, Synchronous	Global Write
$\overline{BWE}$	Input, Synchronous	Byte Write Enable from Cache Controller
$\overline{BW1}$ - $\overline{BW4}$	Input, Synchronous	Host Bus Byte Enables Used with $\overline{BWE}$
$\overline{OE}$	Input, Asynchronous	Output Enable Input
$\overline{ADV}$	Input, Synchronous	Internal Burst Address Counter Advance
$\overline{ADSC}$	Input, Synchronous	Address Strobe from Chip Set
$\overline{ADSP}$	Input, Synchronous	Address Strobe from CPU
ZZ	Input, Asynchronous	Asynchronous Power Down (Snooze): HIGH (Sleep) LOW or NC (Wake up)
$\overline{LBO}$	Input, Static	Burst Mode: HIGH or NC (Interleaved burst) LOW (Linear burst)
VDDQ		I/O Power Supply
VSSQ		I/O Ground
VDD		Power Supply
VSS		Ground
NC		No Connection



**Operating Mode:**

(1) Synchronous Input Truth Table

OPERATION	CLK	$\overline{CE1}$	$\overline{CE3}$	CE2	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}^4$	$ZZ^1$	ADDRESS USED	$I/O^5$	CURRENT <sup>2</sup>
Begin Burst	L→H	L	L	H	L	X	X	X	L	External Address	Dout(n)	IDD01
Read	L→H	L	L	H	H	L	X	H	L			
Continue Burst	L→H	X	X	X	H	H	L	H	L	Next Burst Address	Dout(n)	IDD01
Read	L→H	H	X	X	X	H	L	H	L			
Suspend Burst	L→H	X	X	X	H	H	H	H	L	Current Burst Address	Dout(n)	IDD02
Read	L→H	H	X	X	X	H	H	H	L			
Begin Burst	L→H	L	L	H	H	L	X	L	L	External Address	Din(p)	N/A
Write	L→H	X	X	X	H	H	H	L	L	Current Burst Address		
	L→H	H	X	X	X	H	H	L	L	Address		
Continue Burst	L→H	X	X	X	H	H	L	L	L	Next Burst Address	Din(p)	N/A
Write	L→H	H	X	X	X	H	L	L	L			
Suspend Burst	L→H	X	X	X	H	H	H	L	L	Current Burst Address	Din(p)	N/A
Write	L→H	H	X	X	X	H	H	L	L			
Deselected	L→H	H	X	X	X	L	X	X	L	None	Hi-Z(p)	IDDS2
	L→H	L	H	X	L	X	X	X	L			
	L→H	L	X	L	L	X	X	X	L			
	L→H	L	H	X	H	L	X	X	L			
	L→H	L	X	L	H	L	X	X	L			
Snooze	L→H	X	X	X	X	X	X	X	H	None	Hi-Z(p)	IDDS3

- Note: 1. ZZ input is asynchronous, but is included in this table.  
 2. Consumption current does not include output buffer current.  
 3. H is logical High and L is logical Low. X is High or Low .  
 4.  $\overline{WRITE} = L$  means any one or more byte write enable inputs(  $\overline{BW1}$  ,  $\overline{BW2}$  ,  $\overline{BW3}$  ,  $\overline{BW4}$  ) and  $\overline{BWE}$  are Low or  $\overline{GW}$  is Low.  $\overline{WRITE} = H$  means  $\overline{GW}$  and  $\overline{BWE}$  are High, or  $\overline{GW}$  is High and  $\overline{BWE}$  is Low and all byte write enable inputs are High.  
 5. (n) and (p) indicate the cycles affected by the synchronous control inputs. (n) is the next cycle, (p) is the present cycle.



(2) Partial Truth Table for Write Enables (Synchronous Input)

OPERATION	CLK	$\overline{GW}$	$\overline{BWE}$	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	$\overline{BW4}$	I/O1-I/O8	I/O9-I/O16	I/O17-I/O24	I/O25-I/O32
Read	L→H	H	H	X	X	X	X	DOUT(n)	DOUT(n)	DOUT(n)	DOUT(n)
	L→H	H	L	H	H	H	H	DOUT(n)	DOUT(n)	DOUT(n)	DOUT(n)
Write	L→H	L	X	X	X	X	X	Din(p)	Din(p)	Din(p)	Din(p)
			L	L	L	L	L	Din(p)	Din(p)	Din(p)	Din(p)
		H	L	L	H	H	H	Din(p)	Hi-Z(p)	Hi-Z(p)	Hi-Z(p)
				H	L	H	H	Hi-Z(p)	Din(p)	Hi-Z(p)	Hi-Z(p)
				H	H	L	H	Hi-Z(p)	Hi-Z(p)	Din(p)	Hi-Z(p)
				H	H	H	L	Hi-Z(p)	Hi-Z(p)	Hi-Z(p)	Din(p)
		The other 12 combinations of $\overline{BW1}$ to $\overline{BW4}$ are also effective. $\overline{BW1}$ controls I/O1-I/O8. $\overline{BW2}$ controls I/O9-I/O16. $\overline{BW3}$ controls I/O17-I/O24. $\overline{BW4}$ controls I/O25-I/O32.									

NOTE: 1. (n) and (p) indicate the cycles affected by the synchronous control inputs. (n) is the next cycle, (p) is the present cycle.

(3) Asynchronous Truth Table

OPERATION	$\overline{OE}$	I/O1-I/O32
Read	L	DOUT
	H	Hi-Z
Write	X	Din, Hi-Z
Deselected	X	Hi-Z
Snooze	X	Hi-Z



(4) Write Pass-through Truth Table

Previous Cycle				Present Cycle											Next Cycle
Operation	Addr.	WRITE	I/O	Operation	Addr.	WRITE	CE1	CE3	CE2	ADSP	ADSC	ADV	OE	I/O	I/O
Write Cycle	Ak	L	Dn(Ak)	ADSP Initiated Read Cycle	Am	X	L	L	H	L	X	X	L	Qn(AK)	Q1(Am)
				ADSC Initiated Read Cycle	Am	H	L	L	H	H	L	X	L		
				Continue Read Cycle	X	H	X	X	X	H	H	L	L		Qn+1(Ak)
					X	H	H	X	X	X	H	L	L		

- NOTE: 1. Dn(Ak) represents input data for the n-th burst address starting from address Ak.  
 2. Qn(Ak) represents output data from the n-th burst address starting from address Ak.  
 3. n=1, 2, 3, or 4  
 4.  $\overline{\text{WRITE}} = \text{L}$  means any one or more byte write enable inputs ( $\overline{\text{BW1}}$ ,  $\overline{\text{BW2}}$ ,  $\overline{\text{BW3}}$ ,  $\overline{\text{BW4}}$ ) and  $\overline{\text{BWE}}$  are Low or  $\overline{\text{GW}}$  is Low.  $\overline{\text{WRITE}} = \text{H}$  means  $\overline{\text{GW}}$  and  $\overline{\text{BWE}}$  are High, or  $\overline{\text{GW}}$  is High and  $\overline{\text{BWE}}$  is Low and all byte write enable inputs are High.

(5) Interleaved Burst Sequence ( $\overline{\text{LBO}}$  input = NC or V<sub>DD</sub>)

Bit Order : A<sub>14</sub> A<sub>13</sub>..... A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

Lower 2 bits are internally generated from the external addresses , A<sub>1</sub> and A<sub>0</sub>.

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
XX.....XX00	XX.....XX01	XX.....XX10	XX.....XX11
XX.....XX01	XX.....XX00	XX.....XX11	XX.....XX10
XX.....XX10	XX.....XX11	XX.....XX00	XX.....XX01
XX.....XX11	XX.....XX10	XX.....XX01	XX.....XX00

The burst address wraps around to its initial state.

(6) Linear Burst Sequence ( $\overline{\text{LBO}}$  input = V<sub>SS</sub>)

Bit Order : A<sub>14</sub> A<sub>13</sub>..... A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

Lower 2 bits are internally generated from the external addresses , A<sub>1</sub> and A<sub>0</sub>.

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
XX.....XX00	XX.....XX01	XX.....XX10	XX.....XX11
XX.....XX01	XX.....XX10	XX.....XX11	XX.....XX00
XX.....XX10	XX.....XX11	XX.....XX00	XX.....XX01
XX.....XX11	XX.....XX00	XX.....XX01	XX.....XX10

The burst address wraps around to its initial state.

**DC Characteristics:****Absolute Maximum Ratings**

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~+4.6	V
$V_{DDQ}$	Output Buffer Power Supply Voltage	-0.5~ $V_{DD}$	V
$V_{IN}$	Input Terminal Voltage	-0.5*~+4.6	V
$V_{I/O}$	Input/Output Terminal Voltage	-0.5*~ $V_{DDQ}+0.5^{**}$	V
$P_D$	Power Dissipation	1.2	W
$T_{solder}$	Soldering Temperature (10s)	260	°C
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

\* : -1.5V with a pulse width of 0.2  $t_{KC}$  min\*\* :  $V_{DD}+1.5V$  with a pulse width of 0.2  $t_{KC}$  min**Recommended DC Operating Conditions ( $T_a = 0\sim 80^{\circ}C$ )**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	3.0	3.3	3.6	V
$V_{DDQ}$	Output Buffer Power Supply Voltage	3.0	3.3	3.6	V
$V_{IH}$	Input High Voltage	2.0	-	$V_{DD}+0.3^{**}$	V
$V_{IH1}$	Input High Voltage for $\overline{LBO}$ pin	$V_{DD} - 0.3$	$V_{DD}$	$V_{DD}+0.3$	V
$V_{IL}$	Input Low Voltage	-0.3*	-	0.8	V
$V_{IL1}$	Input Low Voltage for $\overline{LBO}$ pin	-0.3	0.0	0.3	V

\* : -1.0V with a pulse width of 0.2  $t_{KC}$  min\*\* :  $V_{DD}+1.0V$  with a pulse width of 0.2  $t_{KC}$  min



**Operating Characteristics (Ta=0~80°C, V<sub>DD</sub>=3.3V± 0.3V, V<sub>DDQ</sub>=3.3V± 0.3V)**

SYMBOL	PARAMETERS		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current ( Except $\overline{\text{LBO}}$ , ZZ, pins)		V <sub>IN</sub> =0~V <sub>DD</sub>	-1	-	+1	μ A
I <sub>LO</sub>	Output Leakage Current		Device Deselected or Output Deselected, V <sub>OUT</sub> =0~V <sub>DD</sub>	-1	-	+1	μ A
I <sub>I</sub>	Input Current	$\overline{\text{LBO}}$ pin	V <sub>IN</sub> =V <sub>DD</sub> ~V <sub>DD</sub> -0.3V	-1	-	1	μ A
			V <sub>IN</sub> =0~0.3V	-100	-	1	
		ZZ pin	V <sub>IN</sub> =V <sub>DD</sub> ~2.0V	-1	-	100	
			V <sub>IN</sub> =0~0.8V	-1	-	20	
			V <sub>IN</sub> =~0.3V	-1	-	1	
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -8mA	2.4	-	-	V
			I <sub>OH</sub> = -100 μ A	V <sub>DD</sub> -0.2	-	-	
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 8mA	-	-	0.4	
			I <sub>OL</sub> = 100 μ A	-	-	0.2	
I <sub>DDQ1</sub>	Operating Current		Device Selected, I <sub>OUT</sub> =0mA	-5	-	-	280
			All inputs=V <sub>IH</sub> /V <sub>IL</sub> , CLK ≥ t <sub>kC</sub> min	-4.5	-	-	300
			.	-4	-	-	350
I <sub>DDQ2</sub>	Operating Current (Idle)		Device Selected, I <sub>OUT</sub> = 0mA $\overline{\text{ADSC}}$ , $\overline{\text{ADSP}}$ , $\overline{\text{ADV}} \geq V_{IH}$ All inputs = V <sub>IH</sub> /V <sub>IL</sub> , CLK ≥ t <sub>kC</sub> min.	-	-	60	mA
I <sub>DDS1</sub>	Standby Current (CLK running)		Device Deselected, All inputs = V <sub>IH</sub> /V <sub>IL</sub> CLK ≥ t <sub>kC</sub> min.	-	-	50	mA
I <sub>DDS2</sub>	Standby Current		Device Deselected, All inputs = V <sub>DD</sub> -0.2V or 0.2V, CLK frequency = 0 Hz	-	-	5	mA
I <sub>DDS3</sub>	Standby Current		ZZ = V <sub>DD</sub> -0.2V, All inputs = V <sub>IH</sub> /V <sub>IL</sub> CLK ≥ t <sub>kC</sub> min.	-	-	5	mA



**Capacitance (Ta = 25°C, f = 1.0MHz)**

SYMBOL	PARAMETERS	TEST CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>I/O</sub> = GND	8	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>CLK</sub> = GND	8	pF

NOTE: These parameters are periodically sampled and are not 100% tested.

**AC Timing Characteristics:**

(Ta = 0 ~ 80°C, V<sub>DD</sub>=3.3V± 0.3V, V<sub>DDQ</sub>=3.3V± 0.3V)

SYMBOL	PARAMETERS	SB61S1024B-4		SB61S1024B-4.5		SB61S1024B-5		UNIT
		133MHz		117MHz		100MHz		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>KC</sub>	CLK Cycle Time	7.5	-	8	-	10	-	ns
t <sub>KH</sub>	CLK High Pulse Width	3	-	4	-	4	-	
t <sub>KL</sub>	CLK Low Pulse Width	3	-	4	-	4	-	
t <sub>KQ</sub>	Access Time from CLK	-	4	-	4.5	-	5	
t <sub>KQX</sub>	Output Hold Time from CLK	2	-	2	-	2	-	
t <sub>KQLZ</sub>	Output Enable Time from CLK	0	-	0	-	0	-	
t <sub>KQHZ</sub>	Output Disable Time from CLK	2	4	2	4.5	2	5	
t <sub>OEQ</sub>	Access Time from $\overline{OE}$	-	4	-	4.5	-	5	
t <sub>OELZ</sub>	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	
t <sub>OEHZ</sub>	Output Disable Time from $\overline{OE}$	2	4	2	4.5	2	5	
t <sub>AS</sub>	Address Input Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>AH</sub>	Address Input Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>ADSS</sub>	$\overline{ADSP}$ , $\overline{ADSC}$ Input Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>ADSH</sub>	$\overline{ADSP}$ , $\overline{ADSC}$ Input Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>AAH</sub>	$\overline{ADV}$ Input Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>AAS</sub>	$\overline{ADV}$ Input Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>WS</sub>	$\overline{GW}$ , $\overline{BWE}$ , $\overline{BW1}$ - $\overline{BW4}$ Input Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>WH</sub>	$\overline{GW}$ , $\overline{BWE}$ , $\overline{BW1}$ - $\overline{BW4}$ Input Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>CES</sub>	$\overline{CE1}$ , $\overline{CE2}$ , $\overline{CE3}$ Input Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>CEH</sub>	$\overline{CE1}$ , $\overline{CE2}$ , $\overline{CE3}$ Input Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>DS</sub>	Write Data Setup Time from CLK	2.5	-	2.5	-	2.5	-	
t <sub>DH</sub>	Write Data Hold Time from CLK	0.5	-	0.5	-	0.5	-	
t <sub>ZS</sub>	ZZ Setup Time from CLK	4	-	4	-	4	-	
t <sub>ZH</sub>	ZZ Hold Time from CLK	1	-	1	-	1	-	
t <sub>ZR</sub>	ZZ Recovery Time	40	-	40	-	40	-	



**AC Test Conditions**

Input Pulse Level	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Level	1.5V
Output Timing Measurement Reference Level	1.5V
Output Load	Fig.1





Fig. 1

For  $t_{KQLZ}$ ,  $t_{KQHZ}$ ,  
 $t_{GQLZ}$  and  $t_{GQHZ}$



TIMING WAVEFORMS

READ CYCLE




Note

1. Q1(A2) represents output data from 1st burst address starting from address A<sub>s</sub>. Q2(A2) represents output data from 2nd burst address starting from address A2.



WRITE CYCLE




Note

1. D1(A2) represents input data for 1st burst address starting from address A2.. D2(A2) represents input data form 2nd burst address starting from address A2.




WRITE CYCLE (Byte Write Timing)





READ/WRITE CYCLE



 Don't care  
 Undefined

Note

1. When a write operation follows a read operation,  $\overline{OE}$  must be driven high prior to the assertion of the byte write enables ( $\overline{GW}$ ,  $\overline{BWE}$ ,  $\overline{BW1-BW4}$ ) and before input data is applied to avoid data bus contention.



SNOOZE CYCLE

