

# Silicon-Based Technology

Very High Speed and Low Power Memory

SB61H1024BS

131,072 ×8-Bits

STATIC CMOS RAM

PRELIMINARY

## Description:

The SB61H1024BS series products are 131,072-words by 8-bits static RAM fabricated with advanced 8" wafer submicron CMOS technology. Using unique CMOS peripheral circuits and special poly-load 4-transistor memory cells, the SB61H1024BS series products exhibit very high-speed performance with single +5-volt power supply while requiring very low power and no clock or refreshing to operate. The SB61H1024BS is packed in a standard 32-pin 300mil SOJ and other packages are available upon preorder.

## Features:

- 131,072-word x 8-bit organization
- Single +3.3-volt power supply
- Fully static operation ■ no clock or refreshing required
- LVTTL-compatible inputs and outputs
- Common I/O capability
- Low power consumption
  - Active: 120/100/80 mA (Max.)
  - Standby: 3 mA
- Very high speed access: 10/12/15 ns (Max.)
- 32-pin plastic 300mil SOJ package
- Output Enable ( **OE** ) available for very fast access

## Ordering Information:

Part Number	Package	Word Organization	Access Time ns(Max.)	Supply Voltage (Typ.)	Supply Current mA (Max.)	
					Operating	Standby
SB61H1024BS-10	32-Pin Plastic SOJ 300mil	128Kx8 bits	10	3.3V±10%	120	3
SB61H1024BS-12			12		100	
SB61H1024BS-15			15		80	

The information in this document is subject to change without notice



Silicon-Based Technology Corporation


1F, No. 23, R&D Rd. I, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel : 886-3-5777897

Fax : 886-3-5779832




Pin Configuration: 32-Pin 300mil SOJ



Symbols	Functions
A <sub>0</sub> ~A <sub>16</sub>	Address Inputs
I/O <sub>1</sub> ~I/O <sub>8</sub>	Data Inputs/Outputs
$\overline{CS1}$ ,CS2	Chip Select Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground



Block Diagram:



Truth Table:

$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{WE}$	Mode	I/O <sub>1</sub> ~ I/O <sub>8</sub>	V <sub>DD</sub> Current
H	X	X	X	Not Selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>
X	L	X	X	Not Selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>
L	H	H	H	Output Disable	High Z	I <sub>DD</sub>
L	H	L	H	Read	Data Out	I <sub>DD</sub>
L	H	X	L	Write	Data In	I <sub>DD</sub>



DC Characteristics:

Absolute Maximum Ratings

Parameters	Rating	Unit
Supply Voltage to V <sub>SS</sub>	-0.5 to +7.0	V
Input/Output to V <sub>SS</sub>	-0.5 to V <sub>DD</sub> +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

Operating Characteristics:

(V<sub>DD</sub> = 3.3V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 to 70°C)

Parameters	Symbols	Test Conditions	Min.	Typ.	Max.	Unit	
Input Low Voltage	V <sub>IL</sub>	-	-0.5	-	+0.8	V	
Input High Voltage	V <sub>IH</sub>	-	+2.7	-	V <sub>DD</sub> +0.5	V	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	-10	-	+10	μA	
Output Leakage Current	I <sub>LO</sub>	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>DD</sub> , $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$	-10	-	+10	μA	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +8.0mA	-	-	+0.4	V	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	+2.4	-	-	V	
Operating Power Supply Current	I <sub>DD</sub>	$\overline{CS} = V_{IL}$ , I/O = 0 mA Cycle = MIN, Duty = 100%	10	-	-	120	mA
			12	-	-	100	mA
			15	-	-	80	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS} = V_{IH}$ , Cycle = MIN Duty = 100%	-	-	10	mA	
	I <sub>SB1</sub>	$\overline{CS} \geq V_{DD} - 0.2V$	-	-	3	mA	

Note: Typical characteristics are measured at V<sub>DD</sub> = 3.3V, T<sub>a</sub> = 25°C



AC Characteristics:

Capacitances

( $V_{DD} = 3.3V$ ,  $T_a = 25^\circ C$ ,  $f = 1\text{ MHz}$ )


Parameters	Symbols	Conditions	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	8	pF

Note: These parameters are sampled but not 100% tested.

AC Test Conditions

Parameters	Conditions
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3 ns
Input and Output Timing Reference Level	1.5V
Output Load	$C_L = 30\text{ pF}$ , $I_{OH}/I_{OL} = -4\text{ mA}/8\text{ mA}$

AC Test Loads and Waveforms





## AC Performances:

(V<sub>DD</sub> = 3.3V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 to 70°C)

## (1) Read Cycle

Parameters	Symbols	SB61H1024BS-10		SB61H1024BS-12		SB61H1024BS-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	T <sub>RC</sub>	10	-	12	-	15	-	ns
Address Access Time	T <sub>AA</sub>	-	10	-	12	-	15	ns
Chip Select Access Time	T <sub>ACS</sub>	-	10	-	12	-	15	ns
Output Enable to Output Valid	T <sub>AOE</sub>	-	6	-	7	-	8	ns
Chip Selection to Output in Low Z	T <sub>CLZ</sub> *	3	-	3	-	3	-	ns
Output Enable to Output in Low Z	T <sub>OLZ</sub> *	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	T <sub>CHZ</sub> *	-	5	-	6	-	7	ns
Output Disable to Output in High Z	T <sub>OHZ</sub> *	-	5	-	6	-	7	ns
Output Hold from Address Change	T <sub>OH</sub>	3	-	3	-	3	-	ns

\*These parameters are sampled but not 100% tested

## (2) Write Cycle

Parameters	Symbols	SB61H1024BS-10		SB61H1024BS-12		SB61H1024BS-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	T <sub>WC</sub>	10	-	12	-	15	-	ns
Chip Selection to End of Write	T <sub>CW</sub>	8	-	10	-	12	-	ns
Address Valid to End of Write	T <sub>AW</sub>	8	-	10	-	12	-	ns
Address Setup Time	T <sub>AS</sub>	0	-	0	-	0	-	ns
Write Pulse Width	T <sub>WP</sub>	8	-	10	-	12	-	ns
Write Recovery Time	T <sub>WR</sub>	0	-	0	-	0	-	ns
Data Valid to End of Write	T <sub>DW</sub>	6	-	8	-	10	-	ns
Data Hold from End of Write	T <sub>DH</sub>	0	-	0	-	0	-	ns
Write to Output in High Z	T <sub>WHZ</sub> *	-	5	-	6	-	7	ns
Output Disable to Output in High Z	T <sub>OHZ</sub> *	-	5	-	6	-	7	ns
Output Active from End of Write	T <sub>OW</sub>	0	-	0	-	0	-	ns


\*These parameters are sampled but not 100% tested




Preliminary

### Timing Waveforms


Read Cycle 1  
(Address Controlled)





Read Cycle 2  
(Chip Select Controlled)



Read Cycle 3  
(Output Enable Controlled)



Write Cycle 1  
 (  $\overline{\text{OE}}$  Clock )

 Write Cycle 2  
 (  $\overline{\text{OE}} = V_{\text{IL}}$  Fixed )


## Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from  $\text{D}_{\text{OUT}}$  are the same as the data written to  $\text{D}_{\text{IN}}$  during the write cycle.
3.  $\text{D}_{\text{OUT}}$  provides the read data for the next address.
4. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_{\text{L}} = 5\text{pF}$ . This parameter is guaranteed but not 100% tested.