



AMD FT1 Processor with A55E/A50M Controller Hub GIZMO

NOTES:

- 1) This Gizmo schematic is for AMD FT1 Accelerated Processor Unit (APU) and A55E or A50M Controller Hub (CH) based systems. It can be used as a starting point for any design that uses this processor/chipset combination.
- 2) Passive components only specify a package size if it is relevant to power or current capability.
- 3) This schematic supports the A55E and A50M Controller Hub variants.
- 4) Unless Otherwise Specified:
 - All ceramic capacitors are in uF, 10%, 50V
 - All Polarized capacitors are aluminum electrolytic
 - Caps < 1nF are COG or NPO type
 - Caps >= 1nF are X5R type
 - All resistors have 1% tolerance at 1/16 Watts.
 - All voltages are DC
- 5) Interrupted lines coded with the same letter or letter combinations are electrically connected.

Page	Index	Page	Index	Page	Index
-----	-----	-----	-----	-----	-----
1	Cover Page	10	HD Audio Codec	19	1.0, 1.1, 1.5, 1.8, 3.3, 5, VTT Power Management
2	Revision & Instructions	11	Gigabit Ethernet	20	APU Core Power Management
3	Block Diagram	12	CH ACPI/USB/AUD/GPIO/LED/TOGGLE	21	RAM
4	Power Distribution	13	CH PCIE/PCI/LPC/CLK/CPU	22	USB Ports
5	Power Sequence Diagram	14	CH Power	23	VGA Port
6	Clock Distribution	15	CH SATA/SPI/HWM/GPIOD/FAN/ROM		
7	APU Display , Control & SAGE Probe	16	CH Straps		
8	APU Memory & PCIE	17	HIGH SPEED CARD EDGE		
9	APU Power	18	LOW SPEED CARD EDGE		

DESIGN CONSIDERATIONS


DESIGN NOTE:
Example text for informational design notes .

DESIGN NOTE:
Example text for cautionary design notes.


DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.


		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by:	Mauricio Capistran	Design Title	GIZMO BOARD REV 5
Drawn by:	Victor Navarro	Page Title	COVER PAGE
Approved by:	Scott Hoot	Size	C
		Document Number	GZMO_8_1_2013
		Date:	Thursday, August 08, 2013
		Sheet	1 of 23



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title BLOCK DIAGRAM		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 2 of 23	



DESIGN NOTE:
 The power supply currents shown on this page indicate the max currents expected for this design.



DESIGN NOTE:
 While the CH does not have specific power sequence requirements between S0 rails, AMD recommends following the validated sequence defined below. See the following documents for details: AMD FT1 Processor Motherboard Design Guide (PID 45339) & AMD Hudson-1 Motherboard Design Guide (PID 47789)


-- FT1 APU Power Sequence Summary --
 Group A - VDD10, VDD18, VDDIO, VDD33
 Group B - VDDCR_CPU, VDDCR_NB
 Group A ramp before Group B

-- A5x CH Power Sequence Summary --
 +3.3VALW ramp before +1.1VALW
 +3.3V ramp before +1.8V
 1.8V ramp before 1.1V

+3.3VALW: 100us <= Ramp up time <= 40ms. Ramp down time >300us.
 All other rails: 50us <= Ramp up time <= 40ms.


DESIGN NOTE:
 This diagram outlines system power sequence signals controlled by motherboard circuits only. System reset signals controlled by the APU and CH are not shown here. See the AMD Hudson-1 FCH Datasheets (PID 48879, 47776) for a full timing sequence diagram.


GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title POWER SEQUENCE DIAGRAM		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 4 of 23	






REVISION HISTORY:

REV	DATE	NOTES
A	AUGUST, 2011	First draft
B	MAY, 2012	ECO-GZM-0001
C	JULY, 2012	ECO-GZM-0002
D	AUGUST, 2012	ECO-GZM-0003
D.2	AUGUST, 2012	ECO-PE12-0004
E	OCTOBER, 2012	ECO-PE12-0015
F	OCTOBER, 2012	ECO-PE12-0018
G	JANUARY, 2013	Updated audio jack and packaged for GizmoSphere release.
H	MARCH, 2013	Corrected coincell pin out. Updated APU_VDDCR_CPU for single phase operation. Updated capcitor selection for unit cost reduction.
I	August, 2013	Corrected AGND and DGND connection issue on U9 and U10 voltage regulators.

		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran		Design Title GIZMO BOARD REV 5	
Drawn by: Victor Navarro		Page Title REVISIONS AND INSTRUCTIONS	
Approved by: Scott Hoot		Size C	Document Number GZMO_8_1_2013
Date: Thursday, August 08, 2013		Sheet 6 of 23	
		Rev 1	



DESIGN NOTE:
The FT1 processor offers multiple display options from the DDI (Digital Display Interface) ports. See the FT1 processor Motherboard Design Guide (PID 45339) for details. Also, see the FT1 Processor Display Option Schematic (PID 48601) for example circuits.




LAYOUT NOTE:
Voltage feedback pairs should be routed differentially. See the AMD FT1 Processor Motherboard Design Guide (PID 45339) for details.

LAYOUT NOTE:
Place these test points near APU.


DESIGN NOTE:
All new embedded designs should implement the "AMD Embedded Probe Header" defined here instead of the previous "HDT" header. Embedded designs should ignore any schematic checklist requirements for the "HDT" header.

AMD EMBEDDED PROBE HEADER




GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title APU DISPLAY AND CONTROL		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 7 of 23	


DESIGN NOTE:
For maximum power savings use the GPP connections on the CH.



LAYOUT NOTE:
Place within 1" of APU.



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title APU MEM AND PCIE		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 8 of 23	








DESIGN NOTE:
Jack detection for MIC1 and HP is bypassed. This causes the audio devices to always be detected.

DESIGN NOTE:
BIOS configuration should enable MIC1, MIC2, HP and LINE2.


LAYOUT NOTE:
ROUTE GND_AU AS A SEPARATED PLANE WITH A MOTE JOINING TO GND.

GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title AUDIO		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 10 of 23	

LAYOUT NOTE:
Place caps within 200mils of IC.
Make this power trace wider than 40 mills.



LAYOUT NOTE:
Place ESD protection diodes directly on signal traces to eliminate stubs.



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title ETHERNET		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 11 of 23	


DESIGN NOTE:
BIOS must disable the internal pullup on THRMRIP_L pin of the FCH to prevent leakage when the APU is powered down.

DESIGN NOTE:
The RC delay calculation for RSMRST# must include the CH integrated 10K pull-up to 3.3VALW.

DESIGN NOTE:
The integrated MAC function is not supported in all CH variants. See the appropriate device databook for detailed feature support.


DESIGN NOTE:
BIOS software must program the unused CH GPIOs as outputs or enable internal pull-ups. Otherwise, external termination may be required. See the Hudson-1 FCH Schematic Checklist (PID 47791) for detailed termination requirements.

DESIGN NOTE:
Do not use pull-up resistors when the CH controls the system power supply.



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title FCH ACPI/USB/AUD/GPIO		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 12 of 23	

APU_PCIE_ARST# IS FOR
PCIe DEVICES ON APU




DESIGN NOTE:
The PCI interface is not supported in all CH variants.
See the appropriate device databook for detailed feature support.

DESIGN NOTE:
For maximum power savings use the GPP connections on the CH and not on the APU.

DESIGN NOTE:
BIOS software should disable unused clock outputs to reduce noise and power consumption.

LAYOUT NOTE:
Place these components near the CH and use ground guard for 32K_X1 and 32K_X2 signals.




H2
HEATSINK_FCH

GizmoSphere GizmoSphere, Inc.
1500 Kansas Ave., Suite 1C-F
Longmont, CO 80501
www.gizmosphere.org


Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5
Drawn by: Victor Navarro	Page Title FCH PCIe/LPC/CLK/CPU
Approved by: Scott Hoot	Size C
	Document Number GZMO_8_1_2013
	Date: Thursday, August 08, 2013
	Sheet 13 of 23
	Rev 1

LAYOUT NOTE:
Place all power decoupling caps as close to the CH as possible.





GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title FCH POWER		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 14 of 23	


LAYOUT NOTE:
AMD recommends limiting SATA traces to only 1 via. See the Hudson-1 Motherboard Design Guide (PID 47789) for details.




HOUSING P/N: 171822-4
CRIMP AWG 20-26 P/N:170262-4



ROM MEM Decoupling Caps




APU or System Fan



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title FCH SATA/SPI/HWM/GPIOD		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 15 of 23	

STRAP PINS



LAYOUT NOTE:
Overlap common pads for strap resistors and place on the signal trace to eliminate stubs.

DESIGN NOTE:
The NL resistors were removed to save space in board.


DESIGN NOTE:
FCH has integrated pull-ups for GPIO 199 & 200.

DESIGN NOTE:
Designs that strap LPCCLK0 high (EC enabled) can only connect LPCCLK0 to an LPC device in the S5 power domain (or not use it). Failure to do so may result in incorrect strap capture. PCI clocks can be used as a substitute for LPC clocks to devices in the S0 power domain if needed.

DESIGN NOTE:
Designs that use GPIO 199/200 for GPIO functions must ensure that they are not driven at the deassertion of RSMRST#. Failure to do so may result in incorrect strap capture.

	AZ_SDOOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200 EC_PWM3	GPIO199 EC_PWM2
PULL HIGH	LOW POWER MODE (Not Supported)	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled (Not Supported)	DEBUG STRAP ENABLE	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (DEFAULT)	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	DEBUG STRAP DISABLE	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = Reserved	


DEBUG STRAPS



DESIGN NOTE:
The CH has integrated 15K pull-ups on PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title FCH STRAPS		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 16 of 23	




DESIGN NOTE:
PCIe lanes can be independent and connected to two different devices; or ganged and connected to a single device.


DESIGN NOTE:
PCIe_RXX_x signals are outputs from the FCH GPP bridge and should be connected to the inputs of an external PCIe device.


PCIe_TXX_x signals are inputs to the FCH GPP bridge and should be connected to the outputs of an external PCIe device.

DESIGN NOTE:
This SATA port supports port multiplier devices allowing for multiple SATA drives connected to this single port.


GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title HIGH SPEED CARD EDGE		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 17 of 23	




		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran		Design Title GIZMO BOARD REV 5	
Drawn by: Victor Navarro		Page Title LOW SPEED CARD EDGE	
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 18 of 23	




POWER JACK



POWER VTT RAM



DESIGN NOTE:
 This regulator is designed to provide
 VDDCR_CPU@11A and VDDCR_NB@10A. If a lower
 TDP processor is used, supply capacity may be reduced.



LAYOUT NOTE:
 BOTTOM PAD
 CONNECT TO GND
 THROUGH 6 VIAS

LAYOUT NOTE:
 NO PART TO PLACE

OFS/VFIXEN	Offset & Droop	SVI	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X

Metal VID Codes


SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

VFIXEN VID Codes


SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title POWER MANAGEMENT APU		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 20 of 23	

SDRAM0 Decoupling Caps




SDRAM1 Decoupling Caps




SDRAM2 Decoupling Caps




SDRAM3 Decoupling Caps



PULL UP TO VTT




MEM_VREFCA_SUS(SDRAM0 to SDRAM3)



LAYOUT NOTE:
Place within 500 mils
between SDRAMs

MEM_VREFDQ_SUS(SDRAM0 to SDRAM3)



LAYOUT NOTE:
Place within 500 mils
between SDRAMs


SDRAM0 Decoupling Caps






SDRAM1 Decoupling Caps




SDRAM2 Decoupling Caps




SDRAM3 Decoupling Caps



GizmoSphere		GizmoSphere, Inc. 1500 Kearsley Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title: GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title: RAM		
Approved by: Scott Hood	Size: D	Document Number: GIZMO_R_1_2013	Rev: 1
Date: Thursday, August 08, 2013		Sheet: 21 of 21	



LAYOUT NOTE:
Eliminate PIN9 in the PCB footprint.



LAYOUT NOTE:
Place ESD protection diodes directly on signal traces to eliminate stubs.

GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title USB		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013		Sheet 22 of 23	

LAYOUT NOTE:
See the FT1 Motherboard Design Guide (PID 45339) for detailed impedance requirements for each section of the VGA routing.

LAYOUT NOTE:
Place filter inductors at 90 degrees from each other to reduce inductive cross-talk.


LAYOUT NOTE:
Place ESD protection diodes directly on signal traces to eliminate stubs.

DESIGN NOTE:
The PI filter design shown here for the RGB signals has been updated to meet the VESA VSIS v1r2 specification.

DESIGN NOTE:
Typical displays will pull-up DDC lines to 5V as long as they are powered. This will result in leakage through the on-board pull-ups and protection diodes to the +5V rail in S5/S3 states. The leakage is undesirable but has not shown to cause any functional issues. A diode may be used to block leakage from the display connections but will limit ESD immunity. This is a design trade-off.

DESIGN NOTE:
The FT1 DDC/AUX pins are 5V tolerant.

LAYOUT NOTE:
Check footprint TSSOP5



GizmoSphere		GizmoSphere, Inc. 1500 Kansas Ave., Suite 1C-F Longmont, CO 80501 www.gizmosphere.org	
Designed by: Mauricio Capistran	Design Title GIZMO BOARD REV 5		
Drawn by: Victor Navarro	Page Title VGA		
Approved by: Scott Hoot	Size C	Document Number GZMO_8_1_2013	Rev 1
Date: Thursday, August 08, 2013	Sheet 23 of 23		