



15-30GHz Frequency Multiplier

GaAs Monolithic Microwave IC in SMD leadless package

Description


The CHX3068-QDG is a Ka-band frequency multiplier monolithic integrated circuit. Typical applications are for telecommunication such as DVB-RCS.

The circuit is manufactured with a pHEMT process, 0.25 μ m gate length, via holes through the substrate, air bridges and electron beam gate lithography. It is supplied in lead-free SMD package



Main Features

- 14 to 15 GHz input frequency
- Input and output integrated buffers
- 20dBm output power
- Low input power: 0 to 5dBm
- DC bias 270mA @ 4V
- 24L-QFN4X4 SMD package
- MSL 1



Main Characteristics

Tamb. = 25°C, Vd = 4.V typical consumption \approx 270mA

Symbol	Parameter	Min	Typ	Max	Unit
Fin	Input frequency range	14		15	GHz
Fout	Output frequency range	28		30	GHz
Pin	Input power	0		5	dBm
Pout	Output power		20		dBm

ESD Protections: Electrostatic discharge sensitive device observe handling precautions!

Electrical Characteristics

Tamb = +25°C, Vd0=Vd1,2=Vd3=Vd4= 4.V Consumption(I_{d0}+I_{d1,2}+I_{d3}+I_{d4}) ≈ 270mA (1)

Symbol	Parameter	Min	Typ	Max	Unit
Fin	Input frequency range	14		15	GHz
Fout	Output frequency range	28		30	GHz
Pin	Input power	0		5	dBm
Pout_H2	Output power for +2 dBm input power		20		dBm
Rej_H1	Fundamental rejection for +2dBm input power		30		dBc
Rej_H3	Third harmonic rejection for +2dBm input power		50		dBc
VSWRin	Input VSWR		2.0:1		
VSWRout	Output VSWR		2.0:1		
Vd	Drain voltage supply		4	4.3	V
Vg	Gate voltage supply (1)		-1.8		V
Id	Bias current (with RF)		270		mA

(1) Adjust Vg to achieve Id4=115 mA

(These values are representative of onboard measurements as defined on the drawing at page 6)

Absolute Maximum Ratings (1)

Tamb = +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	4.5	V
Id	Drain bias current	330	mA
Pin	Maximum input power	+8	dBm
Tjmax	Maximum Junction Temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C


(1) Operation of this device above anyone of these parameters may cause permanent damage or reduce MTTF

Device thermal performances:

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered).

The temperature is monitored at the package back-side interface (T_{case}) as shown below. The system maximum temperature must be adjusted in order to guarantee that T_{case} remains below than the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.


A derating must be applied on the dissipated power if the case temperature (T_{case}) can not be maintained below the maximum temperature specified in order to guarantee the nominal device life time (MTTF) (see the curve $P_{diss. Max}$).




Typical PCB Measured Performances

Tamb=+25 °C, Vd0=Vd1,2=Vd3=Vd4=4V Vg for Id4=115mA (~1.8V)


Second harmonic output power versus input frequency (Fin) @ Pin=0 & 5dBm




Fundamental rejection versus Fin @ Pin=0 & 5dBm



3rd harmonic rejection versus Fin @ Pin=0 & 5dBm



Package outline ⁽¹⁾:




Units : mm
 From the standard : JEDEC MO-220 [VGGD]
 Matt tin, Lead free (Green)

Matt tin, Lead Free	(Green)	1-	NC	13-	NC
Units	mm	2-	NC	14-	GND
From the standard	JEDEC MO-220 (VGGD)	3-	GND	15-	RF OUT
		4-	RF IN	16-	GND
25	GND	5-	GND	17-	NC
		6-	NC	18-	NC
		7-	NC	19-	Vd4
		8-	NC	20-	NC
		9-	NC	21-	Vd3
		10-	Vg	22-	Vd1, 2
		11-	NC	23-	Vd0
		12-	NC	24-	NC

⁽¹⁾The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 available at <http://www.ums-gaas.com> for exact package dimensions.


Evaluation mother board

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip access to the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of $10\text{nF} \pm 10\%$ are recommended for all DC accesses.
- See application note AN0017 for details.



Capacitors $10\text{nF} \pm 10\%$

Chip schematic and biasing

**Biasing :**

-Vd0=Vd1,2=Vd3=Vd4=4V
 -Adjust Vg to achieve Id4=115mA
 typically Vg=-1.8V)

$I_{d0}+I_{d1,2}+I_{d3}+I_{d4} \approx 270\text{mA}$

Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

Recommended environmental management

Refer to the application note AN0019 available at <http://www.ums-gaas.com> for environmental data on UMS package products.

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

Ordering Information

QFN 4x4 RoHS compliant package : CHX3068-QDG/XY
Stick: XY = 20 Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**