

L-Band Low Noise Amplifier

GaAs Monolithic Microwave IC in SMD leadless package


Description

The CHA3801-QDG is an L-Band LNA monolithic circuit including an active bias network. Furthermore a protection network is included in order to allow high input power survivability.

It is designed for a wide range of applications, from military to commercial communication systems.


The circuit is manufactured with a pHEMT process, 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is supplied in RoHS compliant SMD package.



Main Features

- L-Band performances: 1-2GHz
- 1.5dB Noise Figure
- 28dB Linear Gain
- 17dBm Saturated Power
- 27dBm Output Third Order Intercept
- DC bias: Vd = 5Volt @ 70mA
- 24L-QFN4x4
- MSL3



Typical Noise Figure versus Temperature

Main Electrical Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	1		2	GHz
Gain	Linear Gain		28		dB
NF	Noise Figure		1.5		dB
Pout	Output Power @1dB comp.		15		dBm

Operating Modes

Mode	Description	Pin #7 Pin #10	Pin #8 Pin #11	Pin #9 Pin #12	Pin #13 Pin #14
1a	Nominal bias current	-5V	n.c.*	n.c. *	+5V
1b	High bias current	n.c.*	-5V	n.c. *	+5V
1c	Low bias current	-5V	-5V	n.c. *	+5V

* Not connected

Input protection state	Pin #6			
enabled	GND			
disabled	-5V			

Electrical Characteristics

Tamb.= +25°C, Vd = +5V under working mode 1a and input protection disabled

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	1		2	GHz
Gain**	Gain		28		dB
-	Gain flatness		0.5		dBp-p
Rlin	Input Return Loss		-15		dB
Rlout	Output Return Loss		-15		dB
NF **	Noise Figure		1.5		dB
S12	Reverse Isolation		40		dB
OIP3 **	Output Third order Intercept Point		27		dBm
OP1dB **	Output 1 dB Compression Point		15		dBm
Id_1a	Total drain Current (mode 1a)		72		mA
Id_1b	Total drain Current (mode 1b)		92		mA
Id_1c	Total drain Current (mode 1c)		45		mA
Vd	Drain Voltage		5		V
Vg	Gate Voltage		-5		V

** Under working mode 1a and input protection disabled

These values are representative of measurements on board

Absolute Maximum Ratings ⁽¹⁾T_{amb.} = +25 °C

Symbol	Parameter	Values	Unit
V _d	Drain bias voltage (V _g =-5V)	6.5	V
V _{ctrl}	Control voltage	-6 to 0	V
V _g	Gate bias voltage (V _d =+5V)	-6 to 0	V
Pin	Protection switch enabled	+17	dBm
Pin	Protection switch disabled	+6	dBm
T _j	Junction temperature	175	°C
T _a	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

⁽²⁾ Duration < 1s.

Typical Bias ConditionsT_{amb.} = +25 °C

Symbol	Pin N°	Parameter	Values	Unit
V _d	13, 14	Drain voltage	+5	V
V _g	7, 10	Gate voltage	-5	V

Device thermal performances

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered). The temperature is monitored at the package back-side interface (T_{case}) as shown below. The system maximum temperature must be adjusted in order to guarantee that T_{case} remains below than the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.



A derating must be applied on the dissipated power if the T_{case} temperature can not be maintained below than the maximum temperature specified (see the curve $P_{diss. Max}$) in order to guarantee the nominal device life time (MTTF).

DEVICE THERMAL SPECIFICATION : CHA3801	
Recommended max. junction temperature (T_J max)	: 118 °C
Junction temperature absolute maximum rating	: 175 °C
Max. continuous dissipated power ($P_{diss. Max.}$)	: 0,4 W
=> $P_{diss. Max.}$ derating above $T_{case}^{(1)} = 85$ °C	: 12 mW/°C
Junction-Case thermal resistance ($R_{th J-C}^{(2)}$)	: <82 °C/W
Minimum T_{case} operating temperature ⁽³⁾	: -40 °C
Maximum T_{case} operating temperature ⁽³⁾	: 85 °C
Minimum storage temperature	: -55 °C
Maximum storage temperature	: 150 °C

(1) Derating at junction temperature constant = T_J max.

(2) $R_{th J-C}$ is calculated for a worst case considering the **hottest junction** of the MMIC and all the devices biased.

(3) T_{case} =Package back side temperature measured under the die-attach-pad (see the drawing below).




Typical Board Measurements


Temperature -40°C, +25°C, +85°C

Vd = +5V, working mode 1a with input protection disabled


Linear Gain versus Frequency



Input Return Loss versus Frequency



Output Return Loss versus Frequency




— -40°C - - - +25°C - - - +85°C

Typical Board Measurements


Temperature -40°C, +25°C, +85°C

Vd = +5V, working mode 1a with input protection disabled

Noise Figure versus Frequency







Output power @ 1dB comp. versus Frequency



— -40°C ···· +25°C - - +85°C


Typical Board Measurements

Tamb.= +25°C, Vd = +5V, working with input protection disabled



— Mode 1c - - - Mode 1a - - - Mode 1b

Package outline ⁽¹⁾




Matt tin, Lead Free (Green)	1- Nc	9- VG1_DISABLE	17- Nc
Units : mm	2- Nc	10- VG2	18- Nc
From the standard : JEDEC MO-220 (VGGD)	3- RF_IN	11- VG2_BIS	19- Nc
	4- Gnd ⁽²⁾	12- VG2_DISABLE	20- Nc
25- GND	5- Gnd ⁽²⁾	13- VDD1	21- Nc
	6- V_CTRL	14- VDD2	22- Nc
	7- VG1	15- Gnd ⁽²⁾	23- Nc
	8- VG1_BIS	16- RF_OUT	24- Nc

⁽¹⁾ The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 (<http://www.ums-gaas.com>) for exact package dimensions.

⁽²⁾ It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.


Evaluation Mother Board

Based on typically Ro4003 / 8 mils or equivalent.
Decoupling capacitors of 100pF are recommended for all DC access.



Block Diagram

Block diagram of the LNA



Note

Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

Recommended environmental management

Refer to the application note AN0019 available at <http://www.ums-gaas.com> for environmental data on UMS package products.

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

Ordering Information

QFN 4x4 RoHS compliant package:

CHA3801-QDG/XY

Stick: XY = 20

Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**