



LV1115

Bi-CMOS IC

Surround Processor IC for Electronic Volume Control

ON Semiconductor®

<http://onsemi.com>

Overview

The LV1115 is a sound processor IC developed for use in TV sets.

They incorporate surround processing function (AViSS), pseudo stereo function, auto gain control, and the major functional blocks of an electronic volume control IC.

Features

- Input gain control (-9dB, -6dB, 0dB, 4dB, 6dB: 5 positions)
- AViSS (ON/OFF/6-stage level control)
- Tone control (BASS: ± 20 dB, TREBLE: ± 18 dB [in 2dB steps])
- Master volume control (0dB to -14dB: 1dB steps/-14dB to -80dB: 2dB steps/ $-\infty$ = -82dB)
- Balance control
- Through mode/MUTE mode
- Pseudo stereo function (ON/OFF/MONO control)
- Auto gain control function
- I²C bus control

Specifications

Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{CC\text{ max}}$		10.5	V
Allowable power dissipation 1	$P_d\text{ max1}$	$T_a \leq 70^\circ\text{C}$ *, DIP	700	mW
Allowable power dissipation 2	$P_d\text{ max2}$	$T_a \leq 70^\circ\text{C}$ *, MFP	450	mW
Operating temperature	T_{opr}		-25 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

Note *: Mounted on a specified board: 114.3mm $\times$ 76.1mm $\times$ 1.6mm, glass epoxy board

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV1115

Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		9.0	V
Operating supply voltage 1	V _{CC} opg1	DIP	8.0 to 10.0	V
Operating supply voltage 2	V _{CC} opg2	MFP	8.0 to 9.0	V
Control data				
"H" level voltage	V _{IH}		2.0 to 3.3	V
"L" level voltage	V _{IL}		0.0 to 1.0	V
Pulse width	t _{pw}		1.0	μs
Hold time	t _{hold}		1.0	μs
Operating frequency	f _{opg}		100	kHz

Electrical Characteristics at Ta = 25°C, V_{CC} = 9.0V, f_{in} = 1kHz, V_{IN} = 300mV_{rms} = 0dB, R_L = 10kΩ (Output=L/R-VROUT, VCA circuit though)


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Quiescent current	ICCO			50		mA
Total through (Total through mode, Volume control: 0dB)						
Voltage gain	VG _T		-1.5	-0.5	+0.5	dB
Maximum output voltage	VO _T	THD=1%	2.00	2.45		V _{rms}
Total harmonic distortion	THD _T	DIN AUDIO		0.01	0.1	%
Output noise voltage	VNO _T	DIN AUDIO		-94	-85	dBV
Cross talk	CT _T	DIN AUDIO	80	90		dB
Matrix through (Matrix mode, Volume control: 0dB)						
Voltage gain	VG _F		-1.6	-0.6	+0.6	dB
Maximum output voltage	VO _M	THD=1%	1.50	1.85		V _{rms}
Total harmonic distortion	THD _M	DIN AUDIO		0.05	0.1	%
Output noise voltage	VNO _M	DIN AUDIO		-92	-85	dBV
Cross talk	CT _M	DIN AUDIO	80	90		dB
MONO mode (MONO mode, Volume control: 0dB)						
Maximum output voltage	VO _S	THD=1%	1.50	1.85		V _{rms}
Total harmonic distortion	THD _S	DIN AUDIO		0.05	0.5	%
Output noise voltage	VNO _S	DIN AUDIO		-92	-85	dBV
Surround (Surround mode-A, Volume control: 0dB)						
Maximum output voltage	VO _S	THD=1%	1.50	1.85		V _{rms}
Total harmonic distortion	THD _S	DIN AUDIO		0.26	0.5	%
Output noise voltage	VNO _S	DIN AUDIO		-90	-80	dBV
Pseudo stereo (Pseudo mode, Volume control: 0dB)						
Maximum output voltage	VO _S	THD=1%	1.50	1.85		V _{rms}
Total harmonic distortion	THD _S	DIN AUDIO		0.06	0.5	%
Output noise voltage	VNO _S	DIN AUDIO		-92	-85	dBV
Bass band EQR (Matrix through mode, Volume control: 0dB)						
Control range	Geq _B	Max. Boost/Cut	±17	±20	±23	dB
Step resolution	Estep _B		1.0	2.0	3.0	dB
Treble band EQR (Matrix through mode, Volume control: 0dB)						
Control range	Geq _T	Max. Boost/Cut	±15	±18	±21	dB
Step resolution	Estep _T		1.0	2.0	3.0	dB

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.


Package Dimensions

unit : mm (typ)

3067B



Block Diagram



I²C BUS Control Signal




Figure 1. I²C BUS Control Signal timing chart


I²C BUS register

1) The explanation of I²C Bus

I²C Bus (Inter IC Bus) is the bus system which the PHILIPS company developed.

It does controls such as the start, the stop by two control signals of SDA (Serial Data) and SCL (Serial Clock).

The output of each signal is open drain and forms out of wired OR.



S: Start condition

P: Stop condition

ACK: Acknowledge

Data is transmitted in the MSB first.

1 unit is composed of 8 bits and ACK is put back from the slave to confirm.

Slave IC reads data with rising edge of SCL.

Master IC changes data by falling edge in SCL.

2) The control register

Table1 Slave Address

MSB				LSB			
1	1	1	0	1	1	1	0

Note; LV1115/M are reception exclusive use. It depends and it uses LSB by the "0" fixation.

Table2 I²C Bus transmission

Function	Sub Address		Data							
	BINARY	HEX	D7	D6	D5	D4	D3	D2	D1	D0
Input Gain/AVL (On-Off) control	0000 0001	01	0	0	Gain			AVL MODE		
Volume control	0000 0010	02	Channel		Volume					
AVL detection level/Surround/MODE control	0000 0011	03	AVL DET LEVEL			Surround			MODE	
Tone control [Bass]	0000 0100	04	0	0	0	Bass				
Tone control [TREBLE]	0000 0101	05	0	0	0	TREBLE				
AVL CONTROL	0000 0110	06	0	0	0	0	0	AVL SLOPE		

Table3 AVL MODE

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Mute	0	0	0	0	0	0	0	1	0	0	*	*	*	0	0	0
AVL ON									0	0	*	*	*	0	0	1
AVL OFF									0	0	*	*	*	0	1	0
Mute									0	0	*	*	*	0	1	1
Mute									0	0	*	*	*	1	0	0

LV1115

Table4 Gain control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
-9dB	0	0	0	0	0	0	0	1	0	0	0	1	1	*	*	*
-6dB									0	0	0	1	0	*	*	*
0dB									0	0	0	0	0	*	*	*
+4dB									0	0	1	1	0	*	*	*
+6dB									0	0	1	1	1	*	*	*

Table5 Mode control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Bypass (Total)	0	0	0	0	0	0	1	1	*	*	*	*	*	*	0	0
Matrix									*	*	*	*	*	*	0	1
Mono									*	*	*	*	*	*	1	0
Pseudo Stereo									*	*	*	*	*	*	1	1

Table6 Surround control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0	0	0	0	0	0	1	1	*	*	*	0	0	0	*	*
MODE-C									*	*	*	0	1	1	*	*
MODE-B									*	*	*	0	1	0	*	*
MODE-A									*	*	*	0	0	1	*	*
MODE-F												1	1	1		
MODE-E												1	1	0		
MODE-D									*	*	*	1	0	1	*	*

Note: At the time of forced mono mode, there is not Surround effect.

Note: Output gain = Step1 < Step7

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

Table7 AVL DETECTION LEVEL

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0	0	0	0	0	0	1	1	0	0	0	*	*	*	*	*
100mV									0	0	1	*	*	*	*	*
200mV									0	1	0	*	*	*	*	*
300mV									0	1	1	*	*	*	*	*
400mV									1	0	0	*	*	*	*	*
500mV									1	0	1	*	*	*	*	*
600mV									1	1	0	*	*	*	*	*
700mV									1	1	1	*	*	*	*	*

Table8 AVL SLOPE

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
LEVEL1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
LEVEL2									0	0	0	0		0	0	1
LEVEL3									0	0	0	0	0	0	1	0
LEVEL4									0	0	0	0	0	0	1	1
LEVEL5									0	0	0	0	0	1	0	0
LEVEL6									0	0	0	0	0	1	0	1

Table9 Tone control [Bass control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+20dB	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0
+18dB									0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB									0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1
-20dB									0	0	0	1	1	0	1	0

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

Table10 Tone control [TREBLE control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+18dB	0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB									0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1

Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

LV1115







Table11 Volume control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0dB									*	*	0	0	0	0	0	0
-1dB									*	*	0	0	0	0	0	1
-2dB									*	*	0	0	0	0	1	0
-3dB									*	*	0	0	0	0	1	1
-4dB									*	*	0	0	0	1	0	0
-5dB									*	*	0	0	0	1	0	1
-6dB									*	*	0	0	0	1	1	0
-7dB									*	*	0	0	0	1	1	1
-8dB									*	*	0	0	1	0	0	0
-9dB									*	*	0	0	1	0	0	1
-10dB									*	*	0	0	1	0	1	0
-11dB									*	*	0	0	1	0	1	1
-12dB									*	*	0	0	1	1	0	0
-13dB									*	*	0	0	1	1	0	1
-14dB									*	*	0	0	1	1	1	0
-16dB									*	*	0	0	1	1	1	1
-18dB									*	*	0	1	0	0	0	0
-20dB									*	*	0	1	0	0	0	1
-22dB									*	*	0	1	0	0	1	0
-24dB									*	*	0	1	0	0	1	1
-26dB									*	*	0	1	0	1	0	0
-28dB									*	*	0	1	0	1	0	1
-30dB									*	*	0	1	0	1	1	0
-32dB									*	*	0	1	0	1	1	1
-34dB	0	0	0	0	0	0	1	0	*	*	0	1	1	0	0	0
-36dB									*	*	0	1	1	0	0	1
-38dB									*	*	0	1	1	0	1	0
-40dB									*	*	0	1	1	0	1	1
-42dB									*	*	0	1	1	1	0	0
-44dB									*	*	0	1	1	1	0	1
-46dB									*	*	0	1	1	1	1	0
-48dB									*	*	0	1	1	1	1	1
-50dB									*	*	1	0	0	0	0	0
-52dB									*	*	1	0	0	0	0	1
-54dB									*	*	1	0	0	0	1	0
-56dB									*	*	1	0	0	0	1	1
-58dB									*	*	1	0	0	1	0	0
-60dB									*	*	1	0	0	1	0	1
-62dB									*	*	1	0	0	1	1	0
-64dB									*	*	1	0	0	1	1	1
-66dB									*	*	1	0	1	0	0	0
-68dB									*	*	1	0	1	0	0	1
-70dB									*	*	1	0	1	0	1	0
-72dB									*	*	1	0	1	0	1	1
-74dB									*	*	1	0	1	1	0	0
-76dB									*	*	1	0	1	1	0	1
-78dB									*	*	1	0	1	1	1	0
-80dB									*	*	1	0	1	1	1	1
..∞dB									*	*	1	1	0	0	0	0

Table12 Volume channel control







	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
L-ch									0	1	*	*	*	*	*	*
R-ch	0	0	0	0	0	0	1	0	1	0	*	*	*	*	*	*
L/R									1	1	*	*	*	*	*	*

Pin Functions


Pin No	Function	Voltage	Internal equivalent circuit	Remarks
1	GND	0		
2	INPUT-R	VREF	Input Impedance $r_i=25k\Omega$	
23	INPUT-L			
3	DC1 Cut(R)	VREF	DC offset cancellation capacitor connection pin	
9	DC2 Cut(R)			
16	DC2 Cut(L)			
22	DC1 Cut(L)			
4	ST-1	VREF	Pseudo stereo phase shift capacitor connection pin	
21	ST-2			
5	AViSS LPF	VREF	Capacitor connection pin for surround low pass filter	
6	TREBLE(R)	VREF	Capacitor connection pin for configuring treble filter	
19	TREBLE(L)			
7	BASS-1(R)	VREF	Bass band filter configuration capacitor and resistor connection pins	
8	BASS-1(L)			
17	BASS-2(R)			
18	BASS-2(L)			

Continued on next page.

Continued from preceding page.

Pin No	Function	Voltage	Internal equivalent circuit	Remarks
10	EVR-OUT(R)	VREF	Output Impedance $r_o=500\Omega$	
15	EVR-OUT(L)			
11	VREF	$0.5 V_{CC}$	Reference voltage	
12	V_{CC}	V_{CC}		
13	I ² C-DATA	0/Hi-Z	I ² C control data input	
14	I ² C-CLK	0/Hi-Z	I ² C control data input	
20	AViSS HPF	VREF		
24	DET-OUT	4.5V	AVL DET OUT	

Treble / Bass Band Block Equivalent Circuit Diagram



During boost, SW1 and SW3 are ON, during cut, SW2 and SW4 are ON, when 0dB, 0dB SW and SW2 and SW3 are ON.

Tone Circuit Constant Calculation Examples

Treble Band Circuit: The shelving characteristics can be obtained for the treble band.

The equivalent circuit and calculation formula during boost are indicated below.

• Calculation example 1: Specification

Set frequency: $f = 24000\text{Hz}$

Gain during maximum boost: $G_{+18\text{dB}} = 17.5\text{dB}$


Let us use $R1 = 6.51\text{k}\Omega$ and $R2 = 45.19\text{k}\Omega$

The above constants are inserted in the following formula

$$G = 20 \times \text{Log}_{10} \left[1 + \frac{R2}{\sqrt{R1^2 + (1/\omega C)^2}} \right]$$

$$C = \frac{1}{2\pi f \sqrt{\left[\frac{R2}{10^{G/20} - 1} \right]^2 - R1^2}}$$

$$= \frac{1}{2\pi 24000 \sqrt{\left[\frac{45190}{7.50 - 1} \right]^2 - 6510^2}} \approx 2700 \text{ (pF)}$$



LV1115

Bass Band Circuit: The equivalent circuit and the formula for calculating the external RC with a mean frequency of 100Hz are shown below.

• Calculation example 1: specification

Mean frequency: $f_0 = 100\text{Hz}$

Gain during maximum boost: $G_{+20\text{dB}} = 20\text{dB}$

Let us use $R_1 = 0\text{k}\Omega$ and $R_2 = 66.7\text{k}\Omega$, and $C_1 = C_2 = C$.

We obtain R_2 from $G = 20\text{dB}$

$$G = 20 \times \text{Log}_{10} \left(1 + \frac{R_2}{2R_3} \right)$$

$$R_3 = \frac{R_2}{2(10^{G+20\text{dB}/20} - 1)} = \frac{66700}{2(10 - 1)} \approx 3.6\text{k}\Omega$$


We obtain C from mean frequency $f_0 = 100\text{Hz}$

$$f_0 = \frac{1}{2\pi \sqrt{(R_3 R_2 C_1 C_2)}}$$

$$C = \frac{1}{2\pi f_0 \sqrt{R_3 R_2}} = \frac{1}{2\pi \times 100 \sqrt{66700 \times 3600}} \approx 0.1\mu\text{F}$$

We obtain Q


$$Q = \frac{R_3 R_2}{2R_3} \times \frac{1}{\sqrt{R_3 R_2}} \approx 2.15$$



















Note item when using



- (1) When turning on the power, the setting inside is unsettled. Before setting control data, it does a mute.
- (2) To prevent the digital noise of the high frequency influence a terminal (SCL, SDA).
It can be protected by a signal line in the ground pattern or by the shielding cable.
- (3) To prevent the noise in changing a mode, please set the mute ON.

Sample Application Circuit









ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.