LA1193V

Monolithic Linear IC

High-Performance FM Front End IC for Car Radios



http://onsemi.com

Overview

The LA1193V is front-end IC developed for use in car radios. It incorporates an extremely wide dynamic range mixer and a new AGC system consisting of a dual-system wide-band AGC and a new keyed AGC to provide excellent interference suppression characteristics.

Features

- Improved interference characteristics
 - Expanded mixer input dynamic range

Mixer input usable sensitivity: 15dBμ Mixer input I.M. QS: 90dBμ

- Development of a new wide-band AGC circuit
 - Improved interference characteristics for both nearchannel interference and far-channel interference Improved interference characteristics for the TV band
- Development of a 3D-AGC system

The adjacent channel two-signal interference characteristics can be effectively improved without degrading the strong-field three-signal interference characteristics during keyed AGC operation.

- Improved stability design
 - AGC circuit local oscillator isolation

Measures were taken to prevent the deterioration of AMR, noise level, THD and other characteristics during AGC operation.

- AGC circuit incorrect operation measures
 - The LA1193V provides methods to prevent incorrect operation due to local oscillator injection and loss of DC balance.
- Improved temperature characteristics
 - Conversion gain
 - AGC sensitivity
 - Antenna damping drive output current

Functions

- Double-balance mixer
- Pin diode drive output
- Differential IF amplifier
- Dual-system wide-band AGC circuit
- Local buffer output
- 3D-AGC system
- FET gate drive AGC output
- IF amplifier gain control pin

Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	V _{CC} for pins 5 and 17	9	>
	V _{CC} max mix	V _{CC} for pins 10 and 11	15	>
Allowable power dissipation	Pd max	Ta ≤ 70°C	500	mW
		Mounted on a 23×36×1.6mm ³ glass-Epoxy board		
Operating temperature	Topr	*	-40 to +85	°C
Storage temperature	Tstg		-40 to +125	°C

Note : * Connect a resistor (up to $10 k\Omega)$ between pins 17 and 19.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Operating Conditions at $Ta = 25^{\circ}C$


Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	VCC		8.0	٧
Operating supply voltage range	V _{CC} op		7.6 to 9	V

Electrical Characteristics at Ta = 25 °C, $V_{CC} = 8.0$ V, in the specified test circuit, f = 88MHz, $f_{OSC} = 77.3$ MHz


Parameter	Cumbal	Conditions	Ratings			Unit	
Parameter	Symbol	or Conditions		typ	max	Unit	
Current drain	lcco	No input, V _{CONT} = 0V	19	24	29	mA	
Antenna damping current	ANT-DI	88MHz, 100dB μ , V _{CONT} = 4.0V	7.0	9.5	12.5	mA	
AGC high voltage	V _{AGC-H}	88MHz, 0dBμ, V _{CONT} = 4.0V	7.6	7.9		V	
AGC low voltage	V _{AGC-L}	88MHz, 100dB μ , V _{CONT} = 4.0V		0.4	0.9	V	
Saturation output voltage	V _{OUT}	88MHz, 110dB μ , V _{CONT} = 4.0V	97	110		dΒμ	
-3dB limiting sensitivity	Vi-Limit	88MHz, 110dBμ, V _{CONT} = 4.0V	78	85	92	dΒμ	
Conversion gain	A. V	88MHz, 75dBμ, V _{CONT} = 4.0V	98	101	104	dBμ	
Local buffer output	V _{OSC} -Buff	No input, no modulation	105	109		dΒμ	
Narrow VAGC-ON	V-NAGC	88MHz, V _{CONT} = 4.0V, at an input level such that V _{AGC-OUT} is 2V or less	73 (76)	80 (83)	87 (90)	dBμ	
Wide V _{AGC-ON}	V-WAGC	88MHz, V _{CONT} = 0V, at an input level such that V _{AGC-OUT} is 2V or less	97	101	105	dBμ	
3D-AGC-ON	V3D-AGC	88MHz, V_{CONT} variable, with 95dB μ being the V_{CONT} voltage input such that $V_{AGC-OUT}$ switches from high to low and 2.0V as the V_{AGC} threshold value.	0.4	0.6	0.8	V	

Package Dimensions


unit : mm (typ) 3179C




Block Diagram and Test Circuit Diagram



Application Circuit Example: USA and Europe




Application Circuit Example: Japan




Coil Specifications

Coils Manufactured by Sumida Electronics

Japan band RF coil SA-129 or SA-143




Japan antenna coil SA-123 or SA-144




4-6
$$\frac{3}{4}$$
 T 1-3 3T

US band antenna coil SA-140 or SA-231




4-6
$$\frac{3}{4}$$
 T
1-3 $2\frac{1}{2}$ T


Mixer coil (for both bands) SA-266




Japan oscillator coil SA-125



US band RF coil SA-142 or SA-250



US band oscillator coil SA-278



LA1193V

Pin Functions

Pin No.	Function	Equivalent circuit	Note
1	OSC BUFF	OSC Base OSC VCC 4VBE T 1kΩ GND	
2	OSC Tr. base	(5)	Colpitts oscillator
3	OSC GND	*	
4	OSC Tr. emitter	-w	
5	osc v _{CC}	* 1kΩ (4)	
6	Mix input (1)	(10) (11)	Mixer input usable sensitivity 15dBμ
7	Mix input (2)	OSC	Mixer input I.M. QS
10	Mix out (1)	BUFF	90.5dBμ (6.5dB higher than previous products)
11	Mix out (2)	(a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	Conversion gain 15dB Input impedance 25Ω
9	Antenna damping drive output	Vref (17) VCC-2VBE comp 3330Ω 9 100Ω GND	I _{ANTD} = 10mA
12	IF GND		

Continued on next page.


Continued from preceding page. Pin No. Function Equivalent circuit W-AGC input Since the DC cut capacitor is provided on-chip in the $^{\textcircled{17}}$ VCC pin internal circuit, we have taken steps to prevent incorrect AGC operation due to inter-pin leakage currents. **†**3∨_{BE} ±30pF GND 8 13 N-AGC input Since the DC cut capacitor is provided on-chip in the $\bigcirc 7$ _{VCC} pin internal circuit, we have taken steps to prevent incorrect AGC operation due to inter-pin leakage currents. 3VBE GND (13) 14 IF AMP bypass IF gain: 25dB (17) V_{CC} Input and output impedances of 330Ω 15 IF AMP input The IF gain can be adjusted by inserting a resistor between pins 17 and 19. (19) IF AMP output The gain is at its maximum when there is no resistor 18 inserted. IF AMP gain adjust 19 300Ω W—(18) 330Ω ≸330Ω (12) GND (15) (14) RF AGC 16 MOSFET 17) Vcc OUTPUT Second gate control 220Ω W W-AGC N-AGC Det Det (12) GND

Continued on next page.

Continued from preceding page.

Pin No.	Function	Equivalent circuit	Note
17	IF, AGC, V _{CC}		
20	Keyed AGC input	Vref O.6V Comp N- Det VCC-2VBE M GND	Controls the narrow AGC.


1. Oscillator Circuit



Steps were taken to prevent AMR degradation during earlier product type AGC operation, since the local oscillator block in this IC has independent Vd (pin 5) and ground (pin 3) connections.

This is a Colpitts oscillator and has the same structure as that used in earlier circuits. The oscillation level and intensity are changed by capacitors C_{2-4} , C_4 and C_P .

2. Local Oscillator Buffer Output



This buffer is an emitter follower circuit.


If desired, the buffer efficiency can be increased by inserting a resistor between pin 1 and ground to pass more current through the buffer transistor. However, this current must be limited so that Pdmax for the package is not exceeded.

3. Interference Characteristics

The LA1193V incorporates a newly developed 3D-AGC (triple dimension) circuit. This circuit allows three-signal interference characteristics (inter-modulation characteristics) and two-signal sensitivity suppression characteristics to be provided at the same time, a combination of characteristics previously thought difficult to achieve.

• Inter-Modulation Characteristics

The LA1193V prevents inter-modulation distortion by applying two wide-band AGC circuits.



This double wide-band AGC system consists of two AGC circuits and a narrow AGC (pin 13 input, mixer input detection type) as shown in Figure 1. Figure 2 shows the antenna input frequency characteristics.




Figure 2 AGC Sensitivity Detuning Characteristics

LA1193V

Features of the Double Wide AGC System

- Since this is a mixer input detection wide-band AGC, it prevents the occurrence of intermodulation due to interfering stations with $\Delta f > 1$ MHz. (TV band interference prevention)
- Since this system uses a narrow AGC at the same time, the wide AGC sensitivity can be lowered, thus preventing incorrect operation due to local oscillator injection.
- Optimal sensitivities for any field conditions can be set, since the sensitivities of both the wide and narrow AGC systems can be set by changing the values of external components.
- The input level of the desired station is limited by the narrow AGC. As a result, excessive levels are no longer input to the stages that follow the mixer and the beats at multiples of $10.7 \times A$ are reduced.

• Two-Signal Sensitivity Suppression Characteristics

Previously, keyed AGC systems were used to provide good intermodulation distortion and two signal sensitivity suppression characteristics at the same time. However, in previous keyed AGC systems, when the desired station would fade or drop out, the wide band AGC level would become essentially zero. As a result, the automatic station selection function would malfunction and blocking oscillation would occur in the presence of strong interfering stations. Thus keyed AGC systems were extremely hard to use in actual practice. Sanyo has developed a new AGC system (3D-AGC) that solves these problems and allows the construction of extremely simple application circuits. The LA1193V incorporates this AGC system.

What is the 3D-AGC system?

It is a system that determines the wide-band AGC level by using information that has the following three frequency characteristics.

RF and antenna circuit information Mixer circuit information C, F and selectivity information	Mixer input AGC Mixer output AGC S-meter output	Three dimensions
---	---	------------------

3D-AGC Features

Feature	Merit
The narrow AGC sensitivity, which operates for Δf of less than 1.5MHz, is controlled independently according to the field strength of the desired station.	This is effective as a measure for mitigating two signal sensitivity suppression.
The narrow AGC sensitivity is controlled at V ₂₀ values under 2V.	This allows two signal sensitivity suppression to be mitigated without deterioration in the three signal characteristics.
The wide AGC operates even when V_{20} is zero, i.e., when the desired station does not exist.	 This allows the prevention of incorrect stopping on intermodulation signals during search. This allows the prevention of intermodulation occurring in the antenna and RF modulation circuits in the presence of strong interfering stations. Prevention of blocking oscillation due to AGC operation is also possible.
The N-AGC and the W-AGC sensitivities can be set independently.	This allows optimal settings to match the reception field conditions.
The system has two AGC systems, the N-AGC and the W-AGC.	Since the narrow AGC operates at the desired station and at adjacent stations, it is possible to reduce the wide AGC sensitivity. This prevents incorrect AGC operation due to local oscillator injection.

3D-AGC Sensitivity, Δf and V_{20} Characteristics




Figure 3 3D-AGC Sensitivity, Δf and V₂₀ Characteristics

- The W-AGC sensitivity is determined by the antenna RF circuit selectivity independently of V₂₀.
- The N-AGC sensitivity is determined by the antenna, RF and mixer circuit total selectivity when V₂₀ is 0.6V or greater. It is determined by that selectivity and V₂₀ when V₂₀ is over 0.6V.
- The improvement in two-signal sensitivity suppression is the shaded area in the total AGC sensitivity and corresponds to the section occupied by the N-AGC.

4. Mixer

The mixer circuit used in this IC is a balanced input/balanced output double balance mixer circuit.

• Input Format

Emitter input

Input impedance : 25Ω

Optimization of the component geometry, emitter current and bias allow this circuit to achieve the following performance.

Mixer input usable sensitivity : $15dB\mu$

Mixer input IMQS* : 90.5dBμ

Figure 4 Mixer Circuit (Improved by 6.0dBµ over previous products.)

Note: *Mixer input IMQS is defined as follows:

 $f_r = 98.8MHz$, no input

 $f_{u1} = 98.8MHz$, 1kHz, 30% modulation

 $f_{u2} = 99.6MHz$, no modulation

IMQS is the interference 1 and 2 input levels such that when an interference signal with the same level is input to the mixer and distortion occurs at the mixer, the generated IM output has a S/N ratio of 30dB.

5. IF Amplifier


This IF amplifier is a single stage differential amplifier.


Specifications


Input impedance : 330Ω Output impedance : 330Ω Gain : 25dB

Gain adjustment can be provided using either of the methods shown.

IF Gain adj







The LA1193V uses Vref temperature characteristics correction to hold the gain temperature characteristics to the low level of about 1dB over the range -30 to +80°C.

6. AGC Circuit

The LA1193V uses pin diode antenna damping (pin 9) and MOSFET second gate voltage control (pin 16) for AGC. The AGC operating sequence is as follows:


Antenna damping (pin diode) → MOSFET second gate voltage control (attenuation) 20dB (attenuation) dB

The above AGC sequence is used for the following reasons.

- Intermodulation distortion can occur if a signal of 110dBμ or larger is input to the antenna circuit varactor diode.
 In such situations, if the AGC sequence was MOSFET second gate voltage control followed by pin diode antenna damping, as long as the receiver was not in a strong field where the 60dB or higher AGC attenuation operates, input limitation due to the antenna circuit varactor diode would operate. Therefore, we feel that the AGC operating sequence employed is appropriate.
- Consider the problem of AGC loop stability. If the two AGC loops (the antenna damping AGC loop and the MOSFET second gate control AGC loop) operate, the AGC system would become unstable and have an excessively large influence on the transient response. Therefore the following structure cannot be used.
 MOSFET second gate control → antenna damping → MOSFET second gate control
- Narrow AGC circuit

Since the LA1193V's N-AGC (which detects the mixer output) is set to have a high sensitivity, care is required to avoid incorrect operation. In particular, there must be adequate separation from the local oscillator block on the printed circuit board pattern. Also, a resistor of at least 500Ω must be inserted at the pin 13 input. A low-pass filter is formed by the insertion of this resistor. This low-pass filter prevents incorrect AGC operation due to the local oscillator.

 The AGC sensitivity setting can be changed by adjusting the value of the capacitor connected at pin 13. Although the AGC sensitivity can be lowered by increasing the value of the series resistor, caution is required since the AGC has its own frequency characteristics.





• Wide AGC circuit


The wide AGC sensitivity is set by the value of the capacitor on pin 8. However, since incorrect operation due to the local oscillator signal may occur if this capacitor is too large, its value must be chosen carefully.


• 3D-AGC


If the difference in sensitivity between the N-AGC and the W-AGC systems is too large during 3D-AGC operation, the S/N ratio can be degraded in the vicinity of the input where the AGC switches. Therefore, the 3D-AGC setting values must be selected carefully. Although this problem can be ameliorated by applying a time constant to pin 20, in principle, this S/N ratio degradation should be prevented by limiting the sensitivity difference between the two AGC systems.
































ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa