

# SANYO Semiconductors **DATA SHEET**

# LA73024AV — Monolithic Linear IC Double Scart Interface IC

#### Overview

This LA73024AV is a double scart interface IC.

#### **Functions**

- AV switches,
- Changeable Gain AMP

- 6dB AMP+driver
- FSS output

#### **Specifications**

#### **Maximum Ratings** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> V max	24, 29 pin	6.0	V
	V <sub>CC</sub> A max	14 pin	13.0	V
Allowable power dissipation	Pd max	Ta ≤ 80°C*	760	mW
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		-55 to +150	°C

<sup>\*</sup> When mounted on a 114.3×76.1×1.6mm³ glass epoxy board.

#### **Operating Conditions** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommending operation voltage	V <sub>CC</sub> V	pins 24 and 29	5.0	V
	V <sub>CC</sub> A	pin 14	12.0	V
Operating voltage range	V <sub>CC</sub> V op	pins 24 and 29	4.5 to 5.5	V
	V <sub>CC</sub> A op	pin 14	11.5 to 12.5	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

# **LA73024AV**

# **Electrical Characteristics** at Ta = 25°C, $V_{CC} = \pm 5.0$ V, $V_{CC}A = 12.0$ V


	1			•			
Parameter	Symbol	Conditions	Conditions		Ratings		Unit
i didilletei	Symbol	Conditions		min	typ	max	Offit
Current dissipation 1	I <sub>CC</sub> V1	Pin 24 Flow in current when non-signa	16.0	24.0	32.0	mA	
Current dissipation 2	I <sub>CC</sub> V2	Pin 29 Flow in current when non-signa	12.0	18.0	24.0	mA	
Current dissipation 3	I <sub>CC</sub> A	Pin 14 Flow in current when non-signa	17.0	25.0	33.0	mA	
FSS output H voltage	V <sub>H</sub> FSS	Serial control select FSS OUT H		V <sub>CC</sub> A-1.0	V <sub>CC</sub> A-0.5	$V_{CC}A$	٧
FSS output M voltage	V <sub>M</sub> FSS	Serial control select FSS OUT M		5.0	6.0	7.0	V
FSS output L voltage	V <sub>L</sub> FSS	Serial control select FSS OUT L		0	0.1	0.5	V
FSS output cut off current	<sup>I</sup> CUTOFF	Flow out current when Pin 20 M		2.0	3.61	10.0	mA
		connecting to GND.	Н	2.0	3.78	10.0	mA
External control terminal H voltage	V <sub>EXTH</sub>	R <sub>L</sub> = 1.8kΩ, V <sub>CC</sub> 3 < 13V		V <sub>CC</sub> 3-0.2	V <sub>CC</sub> 3		V
External control terminal L voltage	V <sub>EXTL</sub>	$R_L = 1.8k\Omega, V_{CC}3 = 5V$		0	0.7	1.0	V
		$R_L = 10k\Omega$ , $V_{CC}3 = 5V$		0	0.15	1.0	V
External control terminal drive	I <sub>DR</sub>	R <sub>L</sub> = 1.8kΩ, V <sub>CC</sub> 3 = 5V		2.2	2.4	2.78	mA
current		$R_L = 10k\Omega$ , $V_{CC}3 = 5V$		400	485	500	μΑ
External mute control H	VMUTECTLH	External mute H, control voltage of Pin	ı 9.	4.0		VCCV	V
External mute control L	VMUTECTLL	External mute L, control voltage of Pin	0		1.0	V	
Video switches part							
Voltage gain V1	VG <sub>1V</sub>	Pins 25 and 26 output, 100% white		5.6	6.1	6.6	dB
Voltage gain V2	VG <sub>2V</sub>	Pin 5 output G2 D6-L, 100% white		-0.4	0.1	0.6	dB
Voltage gain V3	VG <sub>3V</sub>	Pin 5 output G2 D6-H,100% white		5.6	6.1	6.6	dB
Frequency characteristics	VF	f = 100kHz/7MHz		-0.5	-0.0	0.5	dB
DG differential gain	DG	V <sub>IN</sub> = 1Vp-p		-1.0	0.0	1.0	%
DP differential phase	DP	V <sub>IN</sub> = 1Vp-p		-1.5	0.0	1.5	deg
Output voltage	VOUT	Pins 25 and 26 DC voltage when non-signal.			1.15	2.0	V
Audio switches part							
Voltage gain 1A	V <sub>G1A</sub>	Serial control select 0dB.		-0.3	0.2	0.7	dB
Voltage gain 2A	V <sub>G2A</sub>	Serial control select 2dB.		1.7	2.2	2.7	dB
Voltage gain 3A	V <sub>G3A</sub>	Serial control select 4dB.		2.7	4.2	4.7	dB
Voltage gain 4A	V <sub>G4A</sub>	Serial control select 6dB.		5.7	6.2	6.7	dB
Voltage gain 5A	V <sub>G5A</sub>	Serial control select 6dB.		11.7	12.2	12.7	dB
Maximum output level	VOMAX	Output level at the time of f = 1kHz, THD = 2%		2	3.0		Vrms
Total harmonic distortion	THD	V <sub>IN</sub> = 1Vrms, f = 1kHz, AMP 0dB			0.06	0.20	%
Output noise voltage	V <sub>ONOISE</sub>	Rg = $1k\Omega$ , JIS-A FILTER			-100	-90	dBm
Cross talk between channel	VCTKA	V <sub>IN</sub> = 1Vrms, f = 1kHz			-90	-75	dB
Mute attenuation	V <sub>MUTEA</sub>	V <sub>IN</sub> = 1Vrms, f = 1kHz			-90	-75	dB
Input impedance	Z <sub>IN</sub>			40	50	60	kΩ
Output off set voltage	VOFSET	Off set voltage at the time of changeov SW.	/er	-20	0	20	mV

Design guarantee Items


Davarantas	Complete all	Complete Com		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Mute attenuation	VMUTEV	V <sub>IN</sub> = 1Vp-p, f = 4.43MHz		-60	-50	dB	
Cross-talk between channel	V <sub>CTKV</sub>	$V_{IN}$ = 1Vp-p, f = 4.43MHz Driver output terminated with 75 $\Omega$ .		-60	-50	dB	

# **Package Dimensions**

unit : mm 3277



### **Block Diagram and Sample Application Circuit**



# **LA73024AV**

# **Pin Functions**

	4110110110			
Pin No.	Pin name	Function	DC voltage	Equivalent circuit
1 2 10 11 15 16 33 34 36 37	AIN1R AIN1L AIN2R AIN2L AIN3R AIN3L AIN4L AIN4R AIN5L AIN5R	Audio input terminal.	5.58V	AIN O VCC12
3 4 19 35	EXTCTL1 EXTCTL2 EXTCTL3 EXTCTL4	General purpose output. Open collector.	2.5mA, ON  → 0.75V  OFF  → OPEN	V <sub>CC</sub> (5V)  EXTCTL  SGND
5	Vout	Video output terminal. Push-pull output Low-impedance.	1.10V	V <sub>CC</sub> (5V)
		Output Pin DC Signal wave form (AmpGain 0dB)	1.0Vp-p	(ÅmpGain 6dB) 2.0Vp-p
6 17 27 32 38	GND GND GND GND GND	(EXT-75Ω Driver) (DEC-75Ω Deiver)	0V	

Continued on next page.

Continued from preceding page.

Pin No. Pin name Function DC voltage Equivalent circuit  7	<b>→</b>
13 18 V <sub>IN</sub> 2 V <sub>IN</sub> 3 V <sub>IN</sub> 4 V <sub>IN</sub> 5 Sync-tip clamp input Hi-impedance.	
Input Pin DC	2kg
Signal wave form	
Signal wave form	− 3.8V
1.0Vp-p   2.0	0Vp-p
	− 1.8V
8 PWRSAV Power save mode select pin. 0.2V OPEN: L  Vcc(5V) O	
SGND Parasito Dio No. 20 M. 30	
9 AUMUTE Control terminal for audio mute. OPEN: LOW  AMUTE  Control terminal for audio mute. OPEN: LOW  AMUTE  O.05V  CC(5V)  AMUTE  SGND  AMUTE  SGND  OOD  AMUTE  OOD  OOD  OOD  OOD  OOD  OOD  OOD  O	100kΩ /W/ /W/ 40kΩ
Tellioving.	V <sub>CC</sub> 12  → V <sub>CC</sub> (10.5V) → dilo Ref DC(5.0V) ← REFFIL ← PGND
14 V <sub>CC</sub> 12 V <sub>CC</sub> for audio.	

Continued on next page.

#### **LA73024AV**

Continued from preceding page. Pin No. Pin name Function DC voltage Equivalent circuit 20 FSSOUT FSS control terminal. H: V<sub>CC</sub>-0.5V -⊖V<sub>CC</sub>12 Output H, M, L 3 values with serial control. M: 6V ○ FSSOUT L: 0V 21 DATA Serial data input terminal. Control V<sub>CC</sub>(5V) Conformed to  $I^2C$  BUS. DATA C 22 CLOCK Serial clock input terminal. Control V<sub>CC</sub>(5V) Conformed to I<sup>2</sup>C BUS. CLOCK () 24 V<sub>CC</sub>5A Control  $V_{\hbox{\footnotesize CC}}$  for Video. Power save  $\rightarrow$  open 25 1.10V V<sub>OUT</sub>75A Video driver output terminal. ○ V<sub>CC</sub>(5V)  $V_{OUT}$ 75B Push-pull output 26 Low-impedance. ○ V<sub>OUT</sub>75 O SGND Output Pin DC Signal wave form 3.1V 2.0Vp-p

29

 $V_{CC}5B$ 

Always  $V_{\mbox{CC}}$  for Video.

Continued on next page.

Continued from preceding page. Pin No. Pin name Function DC voltage Equivalent circuit 30 4.91V A<sub>OUT</sub>2L Audio output terminal 31 A<sub>OUT</sub>2R Push-pull output Low-Impedance 42 A<sub>OUT</sub>3L 43 A<sub>OUT</sub>3R AOUT O PGND 4.91V 39 A<sub>OUT</sub>1L Audio output terminal ○ V<sub>CC</sub>(5V) Push-pull output 40 A<sub>OUT</sub>1R Low-Impedance SGND PWRMUTE1 41 Output terminal of audio muting 0V PWRMUTE2 44 √ V<sub>CC</sub>12 REG10.5V O PWRMUTE O PGND

#### **Power Save**


LA73024AV has two supplies 5V for Video part and 12V for audio part and FSS output. LA73024AV separates perfectly 5V system from 12V system, so it can be individually movement. For example when in the stand-by mode, if you open 14 pins but 5V supplies 24 and 29 pins, Video part and serial control part work normally. In this case audio part and FSS output don't work normally. And when you pull up 8pin and open 24 pin , IC chooses automatically video sw3-B.Consequently Ext input and Decoder output only move , you can save more power dissipation .

#### **Audio Mute**

LA73024AV builds in two mute transistors for reduce audio pop-noise when occur at power on and off. You can control both on serial control and on external parallel control for audio mute.


#### **Serial Control Specification**

#### Slave address



Slave receiver

#### **Data format**



#### Sub address and data byte table

Sub address	Data byte (Underline is initial setting.)								
Hexadecimal	D8	D7	D6	D5	D4	D3	D2	D1	
	SV	W1	SV	V2	SV	V3	FSS	OUT	
	00	: C	00: D		00: C		00: HIGH		
01	<u>01</u>	<u>: B</u>	01: C		<u>01</u>	<u>: B</u>	01: HIGH		
(0000 0001)	10	: A	10	: B	10	: A	10:	MID	
	11	: A	<u>11</u>	<u>: A</u>	11	:*	11: l	_OW	
	EXT	EXT	AMP GAIN	А	UDIO AMP GAIN	l1	AUDIO AN	MP GAIN2	
	CTL1	CTL2	VPS OUT	(DEC OUT)			(EXT OUT)		
02				000: 0dB			00: 0dB		
(0000 0010)	<u>0: L</u>	<u>0: L</u>	<u>0: 0dB</u>	<u>001: 2dB</u>			<u>01: 2dB</u>		
(0000 0010)	1: H	1: H	1: 6dB	010: 4dB			10: 4dB		
				011: 6dB			11: 6dB		
					100:12dB	T		T	
	MUTE1	MUTE2	MUTE3	MUTE4	MUTE5	MUTE6	EXT	EXT	
03	VSW1 OUT	VSW2 OUT	VSW3 OUT	ASW1 OUT	ASW2 OUT	ASW3 OUT	CTL3	CTL4	
(0000 0011)	0: through	0: through	0: through	0: through	0: through	0: through	<u>0: L</u>	<u>0: L</u>	
	<u>1: MUTE</u>	<u>1: MUTE</u>	<u>1: MUTE</u>	<u>1: MUTE</u>	1: MUTE	1: MUTE	1: H	1: H	

#### Data transfer

 $I^2$ C-BUS control system is adopted in SW IC and SW IC is controlled by SCL (Serial Clock) and SDA (Serial Data) At first, please set up the START condition\*1 by these two terminals (SCL and SDA). And next, please input the 8bits data which should be synchronized with SCL into SDA terminal. Still more, please give priority to high rank bit at data transfer order (MSB  $\rightarrow$  LSB). The 9th bit is called as ACK (Acknowledge), SW IC sends [0] to the SDA terminal during SCL [1] period. So, please open the port of micro-processor during this period. LA73024AV adopt auto-increment, so you input only first sub-address data (called as Group) and you can transfer data in order. As thus the Data transfer Stop condition\*2 is finished.

<sup>\*1</sup> SDA rise up during SCI is [1]

<sup>\*2</sup> SDA fall down during SCL is [1]

#### Transfer data format

The transfer data is composed by START condition, Slave address data\*3, and STOP condition.

After setting up the START condition, please transfer the Slave Address (regulated as "1001000" in SW IC). Group and next control data (Please see the Fig. 1)

Slave Address is composed by 7bits, and this bit 8th bit\*4 should be set as [0].

But SW IC is not equipped with such a data out function, please keep this bit as [0].

The both of Group data and control data are composed by 8bits, and the one control action is defined with combination of these two data. And if you want to control 2 or more groups at the same mode, you can realize it by sending some control data together.

The data makes meaning with all bits, so you cannot stop the sending until all data transfer is over. But LA73024AV adopt auto-increment, for example you can stop to transfer STOP condition after group 2 data. If you want to stop transfer action, please transfer the STOP condition without fail.

#### **Data structure**

START condition Slave Address	R/W ACK C	roup ACK Control data	ACK ···	STOP condition
-------------------------------	-----------	-----------------------	---------	----------------


#### Initialize

SW IC is initialized as the following mode for circuit protection. Please see "Sub address and data byte table" on page 9.

#### Characteristics of the SDA and SCL 1/0 stages for SW IC

Parameter	Symbol	min	max	unit
LOW level input voltage	V <sub>IL</sub>	0	1.5	V
HIGH level input voltage	V <sub>IH</sub>	3.5	5.0	٧
LOW level output current	loL		3.0	mA
SCL clock frequency	fSCL		100	kHz
Set-up time for a repeated START condition	<sup>t</sup> SU: STA	4.7		μs
Hold time START condition. After this period, the first clock pulse is generated.	tHD: STA	4.0		μs
LOW period of the SCL clock	tLOW	4.7		μs
Rise time of both SDA and SDL signals	t <sub>R</sub>	0	1.0	μs
HIGH period of the SCL clock	<sup>t</sup> HIGH	4.0		μs
Fall time of both SDA and SDL signals	t <sub>F</sub>	0	1.0	μs
Data hold time	tHD: DAT	0		μs
Data set-up time	<sup>t</sup> SU: DAT	250		ns
Set-up time for STOP condition	tsu: sto	4.0		μs
BUS free time between a STOP and START condition	t <sub>BUF</sub>	4.7		μs


#### **Definition of timing**



<sup>\*3</sup> There are 3 control groups.

<sup>\*4</sup> This 8th bit called as R/W bit, and this bit shows the data transmission direction. [0] means send mode (accept mode with SW IC) and [1] means accept mode (send mode with SW IC) fundamentally.

#### **Test Circuit**



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2006. Specifications and information herein are subject to change without notice.