

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LC8783P7PA/P6PA/M4PA /J3PA/J2PA/G1PA/G0PA /C8PA/96PA

CMOS IC
ROM 256K byte, RAM 12K byte
8-bit ETR Microcontroller

Overview

The LC8783P7PA/P6PA/M4PA/J3PA/J2PA/G1PA/G0PA/C8PA/96PA is an 8-bit ETR microcomputer that, centered around a CPU running at a minimum bus cycle time of 74.07 ns, integrate on a single chip a number of hardware features such as 256K-byte ROM (Max size), 12K-byte RAM(Max size), direct control of necessary CD mechanism and CD-DSP for car audio, in the radio reception, the on-chip high-performance PLL circuit provides a high-speed Lock-Up circuit to search for alternative frequency of RDS in a short time, the ability to control the C/N characteristics of a local oscillator, and the high S/N through the direct PLL configuration, two sophisticated 16-bit timers/counters (may be divided into 8-bit timers), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, two synchronous SIO ports (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO port, two UART ports (full duplex), four 12-bit PWM channels, an 8-bit 10-channel AD converter, a high-speed clock counter, a system clock frequency divider, and a 29-source 10-vector interrupt feature.

Features

Model name	ROM size (Byte)	RAM size (Byte)
LC878396PA	96K	6K
LC8783C8PA	128K	6K
LC8783G0PA	160K	6K
LC8783G1PA	160K	8K
LC8783J2PA	192K	8K
LC8783J3PA	192K	10K
LC8783M4PA	224K	10K
LC8783P6PA	256K	10K
LC8783P7PA	256K	12K

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

http://www.sanyosemi.com/en/network/

- ■Minimum Bus Cycle Time
 - 74.07ns (13.5MHz)

Note: Bus cycle time indicates the speed to read ROM.

- ■Minimum Instruction Cycle Time (tCYC)
 - 222ns (13.5MHz)

■ Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units: 57 (P1n, P2n, P30 to P35, P70 to P73, P8n, PBn, PCn,

SI2Pm, PWM0, PWM1, XT2, n=0 to 7, m=0 to 3)

Ports whose I/O direction can be designated in 2 bit units: 16 (PEn, PFn n=0 to 7) Ports whose I/O direction can be designated in 4 bit units: 8 (P0n n=0 to 7)

• Normal withstand voltage input ports: 1 (XT1) • Main charge pump output ports: 1 (EO) 1 (SUBPD) • Sub charge pump output ports: • AM local oscillator input ports: 1 (AMIN) • FM local oscillator input ports: 1 (FMIN) • High-speed, universal counter input ports: 1 (HCTR) • Universal counter input ports: 1 (LCTR) • Internal low voltage output ports: 1 (VREG)

Dedicated oscillator ports:
Reset pin:
(YES)
(RES)

• Digital power pins: 6 (VSSn, VDDn n=1, 2, 4)

• Analogue power pins: 2 (AV_{SS}, AV_{DD})

■Timers

• Timer 0: 16-bit programmable timer/counter with capture register

Mode 0: 8-bit programmable timer with an 8-bit programmable prescaler

(with two 8-bit capture registers) × 2 channels

Mode 1: 8-bit programmable timer with an 8-bit programmable prescaler

(with two 8-bit capture registers) + 8-bit programmable counter (with two 8-bit capture registers)

Mode 2: 16-bit programmable timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit programmable counter (with 2 16-bit capture registers)

• Timer 1: 16-bit programmable timer/counter that support PWM/ toggle output

Mode 0: 8-bit programmable timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit programmable timer/counter (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels

Mode 2: 16-bit programmable timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also from the lower-order 8 bits)

Mode 3: 16-bit programmable timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit programmable timer with a 6-bit prescaler
- Timer 5: 8-bit programmable timer with a 6-bit prescaler
- Timer 6: 8-bit programmable timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit programmable timer with a 6-bit prescaler (with toggle outputs)
- Rase times
- 1) The clock is selectable from the subclock (32.768kHz crystal oscillator), cycle clock (tCYC), and timer 0 prescaler output.
- 2) Interrupts programmable in 5 different time schemes.

- High speed clock counter
 - 1) Can count clocks with a maximum clock rate of 20MHz (When High-speed clock counter is used, timer 0 cannot be used).
 - 2) Can generate output real time.
- ■SIO: 3 channels
 - SIO 0: 8 bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (4/3 to 512/3 tCYC transfer clock cycle)
 - 3) Automatic continuous data transmission (1 to 256 bits)
 - SIO 1: 8 bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2 to or 3 to wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (Half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
 - SIO2: 8 bit synchronous serial interface
 - 1) LSB first mode
 - 2) Built-in 3-bit baudrate generator (4/3 to 512/3 tCYC transfer clock cycle)
 - 3) Automatic continuous data transmission (1 to 32 bytes)
- ■UART: 2 channels
 - 1) Full duplex
 - 2) 7/8/9 bit data bits selectable
 - 3) 1 stop bit (2 bits in continuous transmission mode)
 - 4) Built-in 8-bit baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)
- AD Converter: 8 bits × 10 channels
- ■PWM: Multifrequency 12-bit PWM × 4 channels
- ■Remote control receiver noise filtering function (sharing pins with P73, INT3, and T0IN)
 - 1) Noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC
 - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.
- ■Watchdog timer
 - External RC watchdog timer
 - Interrupt and reset signals selectable

■Interrupts

- 29 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector	Selectable Level	Interrupt signal
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/Base timer (BT0, 1)
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO1/SIO2/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- The Base timers are two interrupt sources of BT0 and BT1, it is one interrupt source by PWM0 and 1, it is one interrupt source by PWM4 and 5.

■ Subroutine stack levels

• 6144 levels maximum (1/2 of capacity of RAM, the stack is allocated in RAM.)

■ High-speed multiplication/division instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time

■Oscillation circuits

• RC oscillator circuit (internal): For system clock

• Main XT crystal oscillator circuit: For system clock with internal Rf and Rd

• Sub XT crystal oscillator circuit: For time-of-day clock, for low-speed system clock with internal Rf

and external Rd

Multifrequency RC oscillator circuit (internal): For system clock
 PLL circuit (internal): For AM/FM tuner

■System clock divider function

- Can run on low current.
- The minimum instruction cycle selectable from 222ns, 444ns, 888ns, 1.78μs, 3.55μs, 7.10μs, 14.2μs, 28.4μs, and 56.8μs.

■PLL block

- Twelve reference frequencies when main XT is 13.5MHz: 1kHz, 3kHz, 3.125kHz, 5kHz, 6.25kHz, 9kHz, 10kHz, 12.5kHz, 25kHz, 30kHz, 50kHz, and 100kHz
- Range of input frequency

1) AMIN: 0.5 to 40MHz 2) FMIN: 10 to 150MHz 3) HCTR: 0.4 to 12MHz 4) LCTR: 100 to 500kHz

- Supports dead zone control.
- Built-in unlock detection circuit.

■Universal counter

• This 20-bit counter can be used for frequency measurement.

■ Standby function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by system reset, detection VDET0 or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The main XT crystal oscillators, RC, and sub XT crystal oscillators automatically stop operation.
 - 2) There are four ways of resetting the HOLD mode.
 - (1) Setting the Reset pin to the lower level.
 - (2) Voltage descent detection (VDET1)
 - (3) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level.
 - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The main XT crystal oscillators, and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the Reset pin to the low level.
 - (2) Voltage descent detection (VDET0)
 - (3) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level.
 - (4) Having an interrupt source established at port 0.
 - (5) Having an interrupt source established in the base timer circuit.

Reset

- External reset
- Voltage descent detection (VDET0, VDET1) reset circuit (internal)

■Shipping form

• OIP100E (Lead Free Product)

■Flash ROM version

- LC87F83P7PA
- LC87F83P7PAU (User writing)

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

	Parameter	Symbol	Pins/Remarks	Conditions			Specific	ation	
	Farameter	Symbol	Filis/Neillaiks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply tage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 4, AV _{DD}	$V_{DD}^{1}=V_{DD}^{2}=V_{DD}^{4}$ =AV _{DD}		-0.3		+6.5	
Inp	ut voltage	V _I (1)	CF1, XT1, AMIN, FMIN, HCTR, LCTR			-0.3		V _{DD} +0.3	
	ut/Output tage	V _{IO} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports B, C, E, F SI2P0 to SI2P3 PWM0, PWM1, XT2			-0.3		V _{DD} +0.3	V
Ou	tput voltage	V _O (1)	EO, SUBPD			-0.3		V _{DD} +0.3	
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3 Ports 71 to 73 Ports B, C, E, F SI2P0 to SI2P3	CMOS output select. per 1 application pin.		-10			
		IOPH(2)	PWM0, PWM1	Per 1 application pin.		-20			
		IOPH(3)	EO, SUBPD	Per 1 application pin.		-5			
•	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2, 3 Ports 71 to 73 Ports B, C, E, F SI2P0 to SI2P3	CMOS output select. per 1 application pin.		-7.5			
Ħ		IOMH(2)	PWM0, PWM1	Per 1 application pin.		-15			
urre		IOMH(3)	EO, SUBPD	Per 1 application pin.		-3			
puto	Total output	ΣΙΟΑΗ(1)	P71 to P73	Total of all applicable pins		-25			
High level output current	current	ΣΙΟΑΗ(2)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-25			mA
gh		ΣΙΟΑΗ(3)	Ports 0	Total of all applicable pins		-25			
I		ΣIOAH(4)	Ports 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-45			
		ΣΙΟΑΗ(5)	Ports 2, 3, B	Total of all applicable pins		-25			
		ΣΙΟΑΗ(6)	Ports C	Total of all applicable pins		-25			
		ΣΙΟΑΗ(7)	Ports 2, 3, B, C	Total of all applicable pins		-45			
		ΣΙΟΑΗ(8)	Ports F	Total of all applicable pins		-25			
		ΣΙΟΑΗ(9)	Ports 1, E	Total of all applicable pins		-25			
		ΣΙΟΑΗ(10)	Ports 1, E, F	Total of all applicable pins		-45			
		ΣΙΟΑΗ(11)	EO, SUBPD	Total of all applicable pins		-10			

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

Parameter	Symbol	Pins/Remarks	Conditions			Specific	ation	
Farameter	Symbol	FIIIS/NeIIIaiks	Conditions	V _{DD} [V]	min	typ	max	unit
Peak output current	IOPL(1)	Ports 0, 1, 2, 3, 8 Ports B, C, E, F SI2P0 to SI2P3 XT2	Per 1 application pin.				10	
	IOPL(2)	PWM0, PWM1	Per 1 application pin.				20	
	IOPL(3)	EO, SUBPD	Per 1 application pin.				5	
Average output current (Note 1-1)	IOML(1)	Ports 0, 1, 2, 3, 7 Ports 8, B, C, E, F SI2P0 to SI2P3 XT2	Per 1 application pin.				7.5	
	IOML(2)	PWM0, PWM1	Per 1 application pin.				20	
=	IOML(3)	EO, SUBPD	Per 1 application pin.				5	
Total output	ΣIOAL(1)	Ports 7, XT2	Total of all applicable pins				25	
current	ΣIOAL(2)	Ports 8	Total of all applicable pins				25	
	ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				45	m.
Total output current	ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				25	
]	ΣIOAL(5)	Ports 0	Total of all applicable pins				25	
	ΣIOAL(6)	Ports 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				45	
	ΣIOAL(7)	Ports 2, 3, B	Total of all applicable pins				25	
	ΣIOAL(8)	Ports C	Total of all applicable pins				25	
	ΣIOAL(9)	Ports 2, 3, B, C	Total of all applicable pins				45	
	ΣIOAL(10)	Ports F	Total of all applicable pins				25	
	ΣIOAL(11)	Ports 1, E	Total of all applicable pins				25	
	ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins				45	
	ΣIOAL(13)	EO, SUBPD	Total of all applicable pins				10	
Maximum power consumption	Pd max	QIP100E	Ta = -40 to +85°C				400	m\
Operating emperature range	Topr				-40		+85	°(
Storage emperature range	Tstg				-45		+125	°C

Note 1-1: Average output current is average of current in 100ms interval.

Recommended operating range at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Parameter	Symbol	Pins/Remarks	Conditions			Specific	ation	I
				V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	$V_{DD}1=V_{DD}2=V_{DD}4$	PLL operation		4.5	5.0	5.5	
supply voltage		=AV _{DD}	CPU operation		3.0		5.5	
Memory sustaining	VHD	$V_{DD}1=V_{DD}2=V_{DD}4$	RAM and register contents		1.0		5.5	
supply voltage	V (4)	=AV _{DD}	in HOLD mode.					ļ Ī
High level input voltage	V _{IH} (1)	Ports 1, 2 SI2P0 to SI2P3						
voilage		P71 to P73		3.0 to 5.5	0.35V _{DD}		v_{DD}	
		P70 port input/			+0.7		- 00	
		interrupt setting						
	V _{IH} (2)	Ports 0, 3, 8			0.3V _{DD}			
		Ports B, C, E, F		3.0 to 5.5	+0.7		v_{DD}	
		PWM0, PWM1						
	V _{IH} (3)	Port70 Watchdog timer		3.0 to 5.5	0.9V _{DD}		V_{DD}	
	V _{IH} (4)	xting XT1, XT2, RES	When XT1 and XT2					V
	VIH(+)	X11, X12, 1120	general purpose input	3.0 to 5.5	0.75V _{DD}		V_{DD}	
Low level input	V _{IL} (1)	Ports 1, 2	goneral parpose inpat				0.1V _{DD}	
voltage		SI2P0 to SI2P3		4.0 to 5.5	V_{SS}		+0.4	
	V _{IL} (2)	P71 to P73						
		P70 port input/		3.0 to 4.0	V_{SS}		0.2V _{DD}	
		interrupt setting						
	V _{IL} (3)	Ports 0, 3, 8		4.0 to 5.5	V_{SS}		0.15V _{DD}	
	V (4)	Ports B, C, E, F PWM0, PWM1		0.04- 4.0			+0.4	
	V _{IL} (4)			3.0 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port70 Watchdog timer setting		3.0 to 5.5	V_{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, RES	When XT1 and XT2					
	- 12(0)		general purpose input	3.0 to 5.5	V_{SS}		0.25V _{DD}	
Input amplitude	V _{IN} (1)	FMIN, AMIN,	Excluding CF ability	4 E to E E	0.04		1.5	
		HCTR, LCTR	setting="00"	4.5 to 5.5	0.04		1.5	\/
	V _{IN} (2)	FMIN, AMIN, HCTR	CF ability setting="00"	4.5 to 5.5	0.07		1.5	Vrms
	V _{IN} (3)	FMIN, LCTR	CF ability setting="00"	4.5 to 5.5	0.04		1.5	
Input frequency	FIN(1)	FMIN: V _{IN} (1)		4.5 to 5.5	10		150	
	FIN(2)	FMIN: V _{IN} (2)		4.5 to 5.5	10		50	
	FIN(3)	FMIN: V _{IN} (3)		4.5 to 5.5	50		150	
	FIN(4)	AMIN(H): V _{IN} (1)		4 E to E E	0		40	
		V _{IN} (2)		4.5 to 5.5	2		40	MHz
	FIN(5)	AMIN(L): V _{IN} (1)		4.5 to 5.5	0.5		10	
		V _{IN} (2)						
	FIN(6)	HCTR: V _{IN} (1)		4.5 to 5.5	0.4		12	
	FIN(7)	V _{IN} (2) LCTR: V _{IN} (1)						
	1 114(7)	V _{IN} (3)		4.5 to 5.5	100		500	kHz
Instruction cycle	tCYC	114(-7						
time	(Note 2-1)			3.0 to 5.5	0.222			μs
Oscillation	FmCF(1)	CF1, CF2	13.5MHz crystal oscillation	3.0 to 5.5		13.5		
frequency range	FmRC		Internal RC oscillation	3.0 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC					MHz
			oscillation source	3.0 to 5.5		16		
			oscillation					
	FsX'tal	XT1, XT2	32.768kHz crystal	3.0 to 5.5		32.768		kHz
	<u> </u>	on tCVC and assilla	oscillation					

Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Parameter	Symbol	Pins/Remarks	Conditions			Specific	ation	1
1 drameter	Cymbol	1 III3/1 ICITIQING	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.)	3.0 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Using as an input port VIN=VDD	3.0 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	3.0 to 5.5	1	5	15	
	I _{IH} (4)	FMIN, AMIN, HCTR, LCTR	V _{IN} =V _{DD}	4.5 to 5.5			30	
Low level input current	I _{IL} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.)	3.0 to 5.5	-1			μΑ
	I _{IL} (2)	XT1, XT2	Using as an input port VIN=VSS	3.0 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	3.0 to 5.5	-15	-5	-1	
	I _{IL} (4)	FMIN, AMIN, HCTR, LCTR	V _{IN} =V _{SS}	4.5 to 5.5	-30			
High level output voltage	V _{OH} (1)	Ports 0, 1, 2, 3 Ports B, C, E, F	I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)	Ports 71, 72, 73 SI2P0 to SI2P3	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)	PWM0, PWM1	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (4)	P30, P31(PWM4, 5 output mode)	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)	EO, SUBPD	I _{OH} =-500μA	4.5 to 5.5	V _{DD} -1			
Low level output voltage	V _{OL} (1)	Ports 0, 1, 2, 3 Ports B, C, E, F	I _{OL} =1.0mA	4.5 to 5.5			1.0	V
	V _{OL} (2)	Ports 71, 72, 73 SI2P0 to SI2P3	I _{OL} =0.4mA	3.0 to 5.5			0.4	
	V _{OL} (3)	PWM0, PWM1	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (4)		I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (5)	Ports 70, 8, XT2	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (6)	EO, SUBPD	I _{OL} =500μA	4.5 to 5.5			1.0	
Pull-up resistation	Rpu(1)	Ports 0, 1, 2, 3	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Ports 7 Ports B, C, E, F		3.0 to 5.5	15	35	150	kΩ
Hysteresis voltage	VHYS	RES Ports 1, 2, 7 SI2P0 to SI2P3		3.0 to 5.5		0.1V _{DD}		٧
Pin capacitance	CP	All pins	For pins other than that under test: V _{IN} =V _{SS} f=1MHz Ta=25 ℃	3.0 to 5.5		10		pF
Power down	VDET0	V _{DD} 1	Excluding the HOLD mode		3.0	3.3	3.6	17
detection voltage	VDET1	1	HOLD mode	1	1.1	1.6	2.1	V

Serial input/output Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

1. SIO0 Serial input/output characteristics (Note 4-1-1)

	Pa	rameter	Symbol	Pins/	Conditions	Т.		Spec	ification	1
	. u	. amotor	Cymbol	Remarks		V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 2.		2			
		Low level pulse width	tSCKL(1)				1			
	Ī	High level pulse width	tSCKH(1)				1			
	Input clock	,	tSCKHA(1a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. See Fig. 2. (Note 4-1-2)	3.0 to 5.5	4			tCYC
clock	Odial Cook		tSCKHA(1b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. See Fig. 2. (Note 4-1-2)		6			
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected. See Fig. 2.		4/3			
	pul Hig	Low level pulse width	tSCKL(2)					1/2		
		High level pulse width	tSCKH(2)					1/2		tSC
			tSCKHA(2a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. CMOS output selected. See Fig. 2.	3.0 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3)tCYC	
			tSCKHA(2b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. CMOS output selected. See Fig. 2.		tSCKH(2) +2tCYC		tSCKH(2) +(16/3)tCYC	tCYC
	Dat	a setup time	tsDI(1)	SI0(P11), SB0(P11)	Must be specified with respect to rising edge of SIOCLK See fig. 2.		0.03			
Serial input	Dat	ta hold time	thDI(1)		• See lig. 2.	3.0 to 5.5	0.03			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs
output	Output clock Input		tdD0(2)		Synchronous 8-bit mode. (Note 4-1-3)	004.55			1tCYC +0.05	
Serial output			tdD0(3)		• (Note 4-1-3)	3.0 to 5.5			(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 2.

2. SIO1 Serial input/output characteristics (Note 4-2-1)

	De	- vometer	Cumbal	Pins/	Conditions			Spec	ification	
	Pa	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	¥	Frequency	tSCK(3)	SCK1(P15)	• See Fig. 2.		2			
	Input clock	Low level pulse width	tSCKL(3)			3.0 to 5.5	1			
Serial clock	ū	High level pulse width	tSCKH(3)				1			tCYC
Serial	ş	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected. See Fig. 2.		2			
	Output clock	Low level pulse width	tSCKL(4)			3.0 to 5.5		1/2		tSCK
	pulse	High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Da	ta setup time	tsDI(2)	SI1(P14), SB1(P14)	Must be specified with respect to rising edge of SIOCLK See fig. 2.		0.03			
Serial	Da	ta hold time	thDI(2)			3.0 to 5.5	0.03			
Serial output		itput lay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 2.	3.0 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3. SIO2 Serial input/output characteristics (Note 4-3-1)

	Pa	ırameter	Symbol	Pins/	Conditions			Spec	ification	
	ı a	liameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(5)	SCK2 (SI2P2)	• See Fig. 2.		2			
		Low level	tSCKL(5)				1			
		pulse width		_						
		High level	tSCKH(5)				1			
		pulse width		-		1				
	Input clock		tSCKHA(5a)		 Continuous data transmission/reception mode of SIO0 is not in use simultaneous. See Fig. 2. (Note 4-3-2) 	3.0 to 5.5	4			tCYC
Serial clock			tSCKHA(5b)		 Continuous data transmission/reception mode of SIO0 is in use simultaneous. See Fig. 2. (Note 4-3-2) 		7			
Serial		Frequency	tSCK(6)	SCK2 (SI2P2),	CMOS output selected. See Fig. 2.		4/3			
		Low level pulse width	tSCKL(6)	SCK2O (SI2P3)				1/2		
		High level pulse width	tSCKH(6)					1/2		tSCK
			tSCKHA(6a)		Continuous data transmission/reception mode of SIO0 is not in use simultaneous. CMOS output selected. See Fig. 2.	3.0 to 5.5	tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC	
			tSCKHA(6b)		Continuous data transmission/reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 2.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	tCYC
	Dat	ta setup time	tsDI(3)	SI2(SI2P1), SB2(SI2P1)	 Must be specified with respect to rising edge of SIOCLK See fig. 2. 		0.03			
Serial input	Dat	ta hold time	thDI(3)		-	3.0 to 5.5	0.03			
Serial output	Out	tput delay e	tdD0(5)	SO2(SI2P0), SB2(SI2P1)	 Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 2. 	3.0 to 5.5			(1/3)tCYC +0.05	με

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Pulse input conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Parameter	Cumbal	Pins/Remarks	Conditions			Specif	ication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71),	Event inputs for timer 0 or 1 are					
		INT2(P72),	enabled.					
		INT4(P20 to P23),		3.0 to 5.5	1			
		INT5(P24 to P27),						
		INT6(P20),						
		INT7(P24)						
	tPIH(2)	INT3(P73) when noise	 Interrupt source flag can be set. 					tCYC
	tPIL(2)	filter time constant is 1/1.	 Event inputs for timer 0 are 	3.0 to 5.5	2			1010
			enabled.					
	tPIH(3)	INT3(P73) when noise	 Interrupt source flag can be set. 					
	tPIL(3)	filter time constant is 1/32.	Event inputs for timer 0 are	3.0 to 5.5	64			
			enabled.					
	tPIH(4)	INT3(P73) when noise	Interrupt source flag can be set.					
	tPIL(4)	filter time constant is 1/28.	 Event inputs for timer 0 are 	3.0 to 5.5	256			
			enabled.					
	tPIL(5)	RES	Reset acceptable	3.0 to 5.5	200			μs




Fig. Timing of Power-on Reset Operation

AD converter characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Davarratas	Ob I	Direc/Description	O and this ma	<u> </u>		Specifica	ation	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80)		3.0 to 5.5		8		bit
Absolute precision	ET	to AN7(P87)	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN8(P70) AN9(P71)	AD conversion time=32×tCYC (when ADCR2=0) (Note 6-2)	3.0 to 5.5	7.104(tCYC= 0.222μs)			
			AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2)	3.0 to 5.5	14.21(tCYC= 0.222μs)			μs
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		v_{DD}	V
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	
input current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$

Parameter	Symbol	Pins/	Conditions			Specif	ication	
raiaillelei	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 4	FmCF=13.5MHz crystal oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System electronic 12.5MHz	4.5 to 5.5		8.0	10.0	
(Note 7-1)	IDDOP(2)	- =AV _{DD}	System clock set to 13.5MHz Internal RC oscillation stopped Frequency variable RC oscillation stopped 1/1 frequency division ratio.	3.0 to 4.5		6.0	8.0	
	IDDOP(3)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode System clock set to internal RC oscillation	4.5 to 5.5		0.8	1.2	
	IDDOP(4)		System clock set to internal RC oscillation Frequency variable RC oscillation stopped 1/2 frequency division ratio.	3.0 to 4.5		0.6	1.0	mA
	IDDOP(5)		FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode. Internal RC oscillation stopped System clock set to 1MHz with frequency variable RC oscillation 1/2 frequency division ratio.	4.5 to 5.5		0.8	2.0	
	IDDOP(6)	-		3.0 to 4.5		0.5	1.5	
	IDDOP(7)		FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode. System alasks at the 22.768kHz.	4.5 to 5.5		300	500	
	IDDOP(8)		System clock set to 32.768kHz Internal RC oscillation stopped Frequency variable RC oscillation stopped 1/2 frequency division ratio.	3.0 to 4.5		250	450	μА
	IDDOP(9)		FmCF=13.5MHz crystal oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 13.5MHz Internal RC oscillation operation Frequency variable RC oscillation stopped 1/1 frequency division ratio. FM Amp ON 130MHz Reception HCTR Amp ON IF count 10.7MHz	4.5 to 5.5		15.0	20.0	mA

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

General-purpose I/O port "L" output when the above-mentioned data is measured However, the P0 port is an input setting because of the mode setting

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pins/	Conditions		Specification			
1 didilictor	Cymbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(1)	$V_{DD}1$ $=V_{DD}2$ $=V_{DD}4$ $=AV_{DD}$	HALT mode FmCF=13.5MHz crystal oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		2.0	3.0	
	IDDHALT(2)		System clock set to 13.5MHz Internal RC oscillation stopped Frequency variable RC oscillation stopped 1/1 frequency division ratio.	3.0 to 4.5		1.8	2.5	
	IDDHALT(3)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		0.5	1.0	mA
	IDDHALT(4)		System clock set to internal RC oscillation Frequency variable RC oscillation stopped 1/2 frequency division ratio.	3.0 to 4.5		0.3	0.8	IIIA
	IDDHALT(5)		HALT mode FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode.	4.5 to 5.5		1.0	2.0	
	IDDHALT(6)		Internal RC oscillation stopped System clock set to 1MHz with frequency variable RC oscillation 1/2 frequency division ratio.	3.0 to 4.5		0.8	1.5	
	IDDHALT(7)		HALT mode FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode.	4.5 to 5.5		250	500	
	IDDHALT(8)		System clock set to 32.768kHz Internal RC oscillation stopped Frequency variable RC oscillation stopped 1/2 frequency division ratio.	3.0 to 4.5		200	400	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		1.5	20.0	
consumption current	IDDHOLD(2)			3.0 to 4.5		1.0	18.0	
Time-base clock HOLD mode	IDDHOLD(3)	V _{DD} 1	Timer HOLD mode FmX'tal=32.768kHz by crystal oscillation	4.5 to 5.5		150	300	μΑ
consumption current	IDDHOLD(4)		mode	3.0 to 4.5		100	200	
Intermittent for time-base clock mode consumption current	IDDCLOCK(1)	V _{DD} 1 =V _{DD} 2 • Each 500ms is shifted to a normal mode and 20 steps are executed. • FmCF=0Hz (oscillation stopped) • FmX'al=32.768kHz by crystal oscillation		4.5 to 5.5		250	500	
	IDDCLOCK(2)		mode. • System clock set to 32.768kHz • Internal RC oscillation stopped • Frequency variable RC oscillation stopped • 1/1 frequency division ratio.	3.0 to 4.5		200	400	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

General-purpose I/O port "L" output when the above-mentioned data is measured However, the P0 port is an input setting because of the mode setting

UART(Full Duplex) Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}4 = AV_{SS} = 0V$


				0.0	~ ~	~	~	
Darameter	Symbol	Pins/	Conditions			Specific	cation	
Parameter Syr	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer clock	UBR, UBR2	UTX1(P32),						
rate		RTX1(P33),		3.0 to 5.5	16/3		8192/3	tCYC
		UTX2(P34),		3.0 (0 3.3	10/3		0192/3	1010
		RTX2(P35)						

Data length: 7, 8, and 9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: No

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)




Package Dimensions

unit: mm (typ)

3151A



Pin Assignment




SANYO: QIP100E (Lead Free Product)

PIN No.	NAME
1	PC5
2	PC6
3	PC7
4	P70/INT0/T0LCP/AN8
5	P71/INT1/T0HCP/AN9
6	P72/INT2/T0IN/T0LCP
7	P73/INT3/T0IN/T0HCP
8	RES
9	XT1
10	XT2
11	V _{SS} 1
12	CF1
13	CF2
14	V _{DD} 1
15	P80/AN0
16	P81/AN1
17	P82/AN2
18	P83/AN3
19	P84/AN4
20	P85/AN5
21	P86/AN6
22	P87/AN7
23	P10/SO0
24	P11/SI0/SB0
25	P12/SCK0
26	P13/SO1
27	P14/SI1/SB1
28	P15/SCK1
29	P16/T1PWML
30	P17/T1PWMH/BUZ
31	PE0
32	PE1
33	PE2
34	PE3
35	PE4
36	PE5
37	PE6
38	PE7
39	V _{SS} 4
40	V _{DD} 4
41	PF0
42	PF1
43	PF2
43	PF2 PF3
45	PF3
46	PF5
47	PF6
48	PF7
49	SI2P0/SO2
50	SI2P1/SI2/SB2

51 SI2P2/SCK2 52 SI2P3/SCK2O 53 PWM1 54 PWM0	
53 PWM1	
54 PWM0	
55 V _{DD} 2	
56 V _{SS} 2	
57 P00	
58 P01	
59 P02	
60 P03	
61 P04	
62 P05/CKO	
63 P06/T6O	
64 P07/T7O	
65 P20/INT4/T1IN/T0LCP/T0HCP/INT6/T0LCP1	
66 P21/INT4/T1IN/T0LCP/T0HCP	
67 P22/INT4/T1IN/T0LCP/T0HCP	
68 P23/INT4/T1IN/T0LCP/T0HCP	
69 P24/INT5/T1IN/T0LCP/T0HCP/INT7/T0HCP1	
70 P25/INT5/T1IN/T0LCP/T0HCP	
71 P26/INT5/T1IN/T0LCP/T0HCP	
72 P27/INT5/T1IN/T0LCP/T0HCP	
73 P30/PWM4	
74 P31/PWM5	
75 P32/UTX1	
76 P33/URX1	
77 P34/UTX2	
78 P35/URX2	
79 PB7	
80 PB6	
81 PB5	
82 PB4	
83 PB3	
84 PB2	
85 PB1	
86 PB0	
87 VREG	
88 AV _{SS}	
89 AV _{DD}	
90 FMIN	
91 AMIN	
92 HCTR	
93 LCTR	
94 EO	
95 SUBPD	
96 PC0	
97 PC1	
98 PC2	
99 PC3	

System Block Diagram



Pin Description

Name	Pin No.	I/O			Function	Description			Option		
V _{SS} 1	11	-	Power supply pin								
V _{SS} 2	56		Connect it with Gi	• Connect it with GND							
V _{SS} 4	39										
AVSS	88										
V _{DD} 1	14	-	Power supply pin	Power supply pin							
V _{DD} 2	55		• Connect it with V	חח					No		
V _{DD} 4	40			טט							
AV _{DD}	89										
Port 0		I/O	• 8-bit I/O port						Yes		
		1/0	I/O specifiable in 4	1-hit unite					103		
P00	57		Pull-up resistor ca		on and off in 4	-hit units					
P01	58		HOLD release inp		on and on in i	Dit dilito					
P02	59		Port 0 interrupt inp								
P03	60		Other functions	Jui							
P04	61		P05: System clock	k outnut							
P05	62		P06: Timer 6 togg	-							
P06	63		P07: Timer 7 togg	-							
P07	64			ie output							
Port 1		I/O	• 8-bit I/O port						Yes		
P10	23		I/O specifiable in								
P11	24		Pull-up resistor ca	ın be turned	on and off in 1	-bit units					
P12	25		Other functions								
P13	26		P10: SIO0 data or	•							
P14	27		P11: SIO0 data in	-							
P15	28		P12: SIO0 clock I/								
P16	29		P13: SIO1 data or	•							
P17	30		P14: SIO1 data input, bus I/O								
			P15: SIO1 clock I/								
			P16: Timer 1 PWI	•							
			P17: Timer 1 PWI	MH output, b	eeper output						
Port 2		I/O	8-bit I/O port						Yes		
P20	65		I/O specifiable in								
P21	66		Pull-up resistor ca	ın be turned	on and off in 1	-bit units					
P22	67		Other functions								
P23	68		P20: INT4 input/H		•	•	•	iput/			
P24	69		· ·	-	NT6 input/timer		-				
P25	70		P21 to P23: INT4	-	release input/t	imer 1 event in	put/timer 0L ca	pture input/			
P26	71		timer 0H cap	-							
P27	72		P24: INT5 input/H				•	iput/			
					IT7 input/timer						
			P25 to P27: INT5	-	release input/t	imer 1 event in	put/timer0L cap	oture input/			
			timer 0H cap								
			Interrupt acknowled	edge type	I	I	T				
				Rising	Falling	Rising/	H level	L level			
						Falling		 			
			INT4	Y	Y	Y	N	N			
			INT5	Y	Y	Y	N	N			
			INT6	Υ	Y	Υ	N	N			
			INT7	Υ	Υ	Υ	N	N			
Port 3]	I/O	6-bit I/O port						Yes		
P30	73		I/O specifiable in								
P31	74		Pull-up resistor ca	ın be turned	on and off in 1	-bit units					
P32	75		Other functions								
P33	76		P30: PWM4 outpu								
P34	77		P31: PWM5 outpu								
P35	78		P32: UART1 trans	smit							
			P33: UART1 rece	ive							
			P34: UART2 trans	smit							
			P35: UART2 rece	ive							

Continued on next page.

Continued from	Pin No.	I/O			Function	Description			Option		
Port 7	FIII NO.	1/0	Function Description								
	┥ ,	1/0	4-bit I/O port I/O specifiable in 1-bit units								
P70 P71	4 5		Pull-up resistor can be turned on and off in 1-bit units								
P71	6		Pull-up resistor can be turned on and on in 1-bit units Other functions								
P73	7		P70: INT0 input/HOLD release input/Timer 0L capture input/Output for watchdog timer/								
175	,		•	AD converter input port							
			P71: INT1 inpu	ut/HOLD releas	se input/Timer ()H capture inpu	t/				
			AD conve	erter input port							
			P72: INT2 inpu	ut/HOLD releas	se input/Timer (event input/tin	ner0L capture i	nput			
			P73: INT3 inpu	ut with noise filt	ter/Timer 0 eve	nt input/timer 0	H capture input				
			Interrupt acknowledge	wledge type	.		1				
				Rising	Falling	Rising/	H level	L level			
				_	_	falling					
			INT0	Y	Y	N	Y	Y			
			INT1	Υ	Υ	N	Υ	Y			
			INT2	Y	Y	Y	N	N			
			INT3	Υ	Υ	Υ	N	N			
Dt-0		1/0	0.63.40	D. Harris N. 1					.		
Port 8	_	I/O	• 8-bit I/O port (0	•	inei open drain	1			No		
P80	15		I/O specifiable Other functions								
P81	16		P80 to P87: Al		nut nort						
P82	17		1 50 to F67. At	- converter life	rat port						
P83 P84	18										
P85	19 20										
P86	20										
P87	22										
Port B		I/O	• 8-bit I/O port						Yes		
PB0	86	., 0	I/O specifiable	in 1-bit units							
PB1	85		Pull-up resistor		d on and off in 1	-bit units					
PB2	84		,								
PB3	83										
PB4	82										
PB5	81										
PB6	80										
PB7	79										
Port C		I/O	• 8-bit I/O port						Yes		
PC0	96		I/O specifiable	in 1-bit units							
PC1	97		Pull-up resistor	r can be turned	d on and off in 1	-bit units					
PC2	98										
PC3	99										
PC4	100										
PC5	1										
PC6	2										
PC7	3										
Port E		I/O	8-bit I/O port						No		
PE0	31		• I/O specifiable								
PE1	32		Pull-up resistor	r can be turned	d on and off in 1	-bit units					
PE2	33										
PE3	34										
PE4	35										
PE5	36										
PE6	37										
PE7	38	1/0	0.63.40								
Port F		I/O	• 8-bit I/O port	in O bit in .					No		
PF0	41		I/O specifiable Pull up register		ا مه مصط د ننا ا	hit unita					
PF1	42		Pull-up resistor	can be turned	on and off in 1	ejinu jiu-					
PF2	43										
PF3	44										
PF4	45										
PF5	46										
PF6	47										
PF7	48	1									

Continued on next page.

Continued from preceding page.

Name	Pin No.	I/O	Function Description	Option
SIO2		I/O	4-bit I/O port	No
SI2P0	49		I/O specifiable in 1-bit units	
SI2P1	50		Other functions:	
SI2P2	51		SI2P0: SIO2 data output	
SI2P3	52		SI2P1: SIO2 data input, bus input/output	
J J	02		SI2P2: SIO2 clock input/output	
			SI2P3: SIO2 clock output	
PWM0	54	I/O	• PWM0 output port	No
			General-purpose I/O available	
PWM1	53	I/O	• PWM1 output port	No
			General-purpose I/O available	
RES	8	1	Reset pin	No
			Must connect it with V _{DD} 1 through RC (Refer to Page27 Figure 1)	
XT1	9	I	Input terminal for 32.768kHz X'tal oscillation	No
			Other functions:	
			General-purpose input port	
			Must be set for input with software and connected to V _{SS} 1 if not to be used.	
KT2	10	I/O	Output terminal for 32.768kHz X'tal oscillation	No
			Other functions:	
			General-purpose I/O port	
			Must be set for general-purpose output and kept open if not to be used.	
			Please connect suitable dumping resistance for the crystal used between the terminal	
			when you use it as Output terminal for 32.768kHz X'tal oscillation.	
CF1	12	1	Input terminal for 13.5MHz X'tal oscillation	No
CF2	13	0	Output terminal for 13.5MHz X'tal oscillation	No
ΞO	94	0	Output terminal for main charge pump	No
SUBPD	95	0	Output terminal for sub charge pump	No
=MIN	90	ı	Input terminal for FM VCO (local oscillator)	No
			The signal input to this pin must be capacitor coupled (Note.1)	
			Input frequency: 10 to 150MHz	
			Please open the terminal when you do not use this terminal. Moreover, please make the	
			pull-down of this terminal effective with software.	
AMIN	91	I	Input terminal for AM VCO (local oscillator)	No
			The signal input to this pin must be capacitor coupled (Note.1)	
			Input frequency: 0.5 to 40MHz	
			Please open the terminal when you do not use this terminal. Moreover, please make the	
			pull-down of this terminal effective with software.	
HCTR	92	I	Input terminal for Universal counter	No
			The signal input to this pin must be capacitor coupled (Note.1)	
			Input frequency: 0.4 to 12MHz	
			Please open the terminal when you do not use this terminal. Moreover, please make the	
			pull-down of this terminal effective with software.	
_CTR	93	ı	Input terminal for Universal counter	No
			The signal input to this pin must be capacitor coupled (Note.1)	
			• Input frequency: 100 to 500kHz	
			Please open the terminal when you do not use this terminal. Moreover, please make the	
			pull-down of this terminal effective with software.	
/REG	87	0	Internal low voltage output	No
		1	Connect a bypass capacitor to this pin. (Refer to Page27)	

Note.1: Put the coupling capacitor near the terminal. About 100pF of capacity is preferable.

Especially, adjust the capacity of HCTR and LCTR to 1000pF or less.

Port Output Configuration


The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port	Options selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
P20 to P27 P30 to P35		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
PC0 to PC7		2	N-channel open drain	Programmable
PE0 to PE7 PF0 to PF7	-	No	CMOS	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
SI2P0, SI2P2, SI2P3 PWM0, PWM1	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
FMIN, AMIN, HCTR, LCTR	-	No	Input only	No
EO, SUBPD	-	No	Output only	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose output mode)	No


Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



^{*1:} Make the following connection to minimize the noise input to the $V_{DD}1$ pin and prolong the backup time. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, AV_{SS} and $V_{SS}4$ pins.


(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



VDD1, VSS1 Terminal condition

It is necessary to place capacitors between V_{DD}1 and V_{SS}1 as describe below.


- Place capacitors as close to V_{DD}1 and V_{SS}1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- Capacitance of C2 must be more than 0.1µF.
- Please mount a suitable capacitor about C1.
- Use thicker pattern for VDD1 and VSS1.



AVDD, AVSS Terminal condition

It is necessary to place capacitors between AVDD and AVSS as describe below.


- Place capacitors as close to AVDD and AVSS as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L3 = L3').
- Capacitance of C3 must be more than 1µF.
- Use thicker pattern for AVDD and AVSS.



VREG, AVSS Terminal condition

It is necessary to place capacitors between VREG and AVSS as describe below.


- Place capacitors as close to VREG and AVSS as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L4 = L4').
- Capacitance of C4 must be more than $1\mu F$ to $10\mu F$.
- Use thicker pattern for VREG and AVSS.




VDDx, VSSx Terminal condition x=2, 4

It is necessary to place capacitors between VDDx and VSSx as describe below.

- Place capacitors as close to VDDx and VSSx as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L5 = L5).
- Capacitance of C5 must be more than 0.1µF.
- Use thicker pattern for VDDx and VSSx.





(Note) Select C_{RES} and R_{RES} value to assure that reset is generated after the V_{DD} becomes higher than the minimum operating voltage.

Recommended value CRES: 0.47μF RRES: 270kΩ

Figure 1 Reset circuit




Figure 2 Serial input/output test condition




Figure 3 Pulse input timing condition

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- Regarding monolithic semiconductors, if you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co..Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned

This catalog provides information as of December, 2012. Specifications and information herein are subject to change without notice.