



SANYO Semiconductors

DATA SHEET

An ON Semiconductor Company

CMOS IC

LV51137T — 2-Cell Lithium-Ion Secondary Battery Protection IC

Overview

The LV51137T is a protection IC for 2-cell lithium-ion secondary batteries.

Features

- Monitoring function for each cell: Detects overcharge and over-discharge conditions and controls the charging and discharging operation of each cell.
- High detection voltage accuracy: Over-charge detection accuracy $\pm 25\text{mV}$
Over-discharge detection accuracy $\pm 100\text{mV}$
- Hysteresis cancel function: The hysteresis of over-discharge detection voltage is cancelled by connection of a load after overcharging has been detected.
- Discharge current monitoring function: Detects over-currents, load shorting, and excessively high voltage of a charger.
- Low current consumption: Normal operation mode typ. $6.0\mu\text{A}$
Stand by mode max. $0.2\mu\text{A}$
- 0V cell charging function: Charging is enabled even when the cell voltage is 0V by giving a voltage between the VDD pin and V- pin.

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

<http://semicon.sanyo.com/en/network>

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ C$

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V_{DD}		-0.3 to +12	V
Input voltage Charger minus voltage	V^-		$V_{DD}-28$ to $V_{DD}+0.3$	V
Output voltage	Cout pin voltage	V_{cout}	$V_{DD}-28$ to $V_{DD}+0.3$	V
	Dout pin voltage	V_{dout}	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Allowable power dissipation	P_d max	Independent IC	170	mW
Operating ambient temperature	T_{op}		-30 to +85	°C
Storage temperature	T_{stg}		-40 to +125	°C

Electrical Characteristics at $T_a = 25^\circ C$, unless especially specified.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Operation input voltage	V_{cell}	Voltage between V_{DD} and V_{SS}	1.5		10	V
0V cell charging minimum operation voltage	V_{min}	Voltage between $V_{DD}-V^-$ under $V_{DD}-V_{SS} = 0$			1.5	V
Over-charge detection voltage	V_{d1}		4.185	4.210	4.235	V
		$T_a=0$ to $45^\circ C$ *1	4.175	4.210	4.245	V
Over-charge release voltage	V_{r1}	$V^- \leq V_{d3}$	4.000	4.050	4.100	V
		$V^- > V_{d3}$	4.110		4.220	V
Over-charge detection delay time	t_{d1}	$V_{DD}-V_c=3.5V \rightarrow 4.5V$, $V_c-V_{SS}=3.5V$	0.5	1.0	1.5	s
Over-charge release delay time	t_{r1}	$V_{DD}-V_c=4.5V \rightarrow 3.5V$, $V_c-V_{SS}=3.5V$	20.0	40.0	60.0	ms
Over-discharge detection voltage	V_{d2}		2.20	2.30	2.40	V
Over-discharge release hysteresis voltage	V_{h2}		10.0	20.0	40.0	mV
Over-discharge detection delay time	t_{d2}	$V_{DD}-V_c=3.5V \rightarrow 2.2V$, $V_c-V_{SS}=3.5V$	50	100	150	ms
Over-discharge release delay time	t_{r2}	$V_{DD}-V_c=2.2V \rightarrow 3.5V$, $V_c-V_{SS}=3.5V$	0.5	1.0	1.5	ms
Over-current detection voltage	V_{d3}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	0.135	0.150	0.165	V
Over-current release hysteresis voltage	V_{h3}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	5.0	10.0	20.0	mV
Over-current detection delay time	t_{d3}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	2.5	5.0	7.5	ms
Over-current release delay time	t_{r3}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	0.5	1.0	1.5	ms
Short circuit detection voltage	V_{d4}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	1.0	1.3	1.6	V
Short circuit detection delay time	t_{d4}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	0.2	0.5	0.8	ms
Excessive charger detection voltage	V_{d5}	Between $V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$ Voltage between V^- and V_{SS}	-0.275	-0.200	-0.125	V
Excessive charge detection release hysteresis voltage	V_{h5}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	10.0	30.0	50.0	mV
Stand-by release voltage	V_{stb}	Between $V_{DD}-V_c=2.0V$, $V_c-V_{SS}=2.0V$ Voltage between V^- and V_{SS}	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	$V_{DD} \times 0.6$	V
Excessive charger detection delay time	t_{d5}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$ *2	0.5	1.5	3.0	ms
Excessive charger release delay time	t_{r5}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	0.5	1.5	3.0	ms
Internal resistance (VM- V_{DD})	R_{DD}	After over-discharge is detected.	100	200	400	kΩ
Internal resistance (VM- V_{SS})	R_{SS}	After over-current or short-circuit is detected.	7.5	15	30	kΩ
Cout Nch ON voltage	V_{OL1}	$I_{OL}=50\mu A$, $V_{DD}-V_c=4.4V$, $V_c-V_{SS}=4.4V$			0.5	V
Cout Pch ON voltage	V_{OH1}	$I_{OL}=50\mu A$, $V_{DD}-V_c=3.9V$, $V_c-V_{SS}=3.9V$	$V_{DD}-0.5$			V
Dout Nch ON voltage	V_{OL2}	$I_{OL}=50\mu A$, $V_{DD}-V_c=2.2V$, $V_c-V_{SS}=2.2V$			0.5	V
Dout Pch ON voltage	V_{OH2}	$I_{OL}=50\mu A$, $V_{DD}-V_c=3.9V$, $V_c-V_{SS}=3.9V$	$V_{DD}-0.5$			V
Vc input current	I_{vc}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$		0.0	1.0	μA
Current consumption	I_{DD}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$		6.0	13.0	μA
Stand-by current	I_{stb}	$V_{DD}-V_c=2.2V$, $V_c-V_{SS}=3.5V$			0.2	μA
T-terminal input ON voltage	V_{test}	$V_{DD}-V_c=3.5V$, $V_c-V_{SS}=3.5V$	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	$V_{DD} \times 0.6$	V



*1 The Ratings of the table above is a design targets and are not measured.

*2 Under over-discharge state, delay operation starts after release of over-discharge.


Package Dimensions

unit : mm (typ)

3245B




Pin Assignment



Pin Functions

Pin No.	Symbol	Description
1	VDD	VDD pin
2	Cout	Overcharge detection output pin
3	V-	Charger minus voltage input pin
4	VSS	VSS pin
5	Sense	Sense pin
6	Vc	Intermediate between both cell voltage input pin
7	T	Pin to shorten detection time ("H":Shortening mode, "L" or "Open":Normal mode)
8	Dout	Overdischarge detection output pin

Block Diagram

Functional Description

Over-charge detection

If either of the cell voltage is equal to or more than the over-charge detection voltage, stop further charging by turning “L” the Cout pin and turning off external Nch MOS FET after the over-charge detection delay time. This delay time is set by the internal counter.

The over-charge detection comparator has the hysteresis function. Note that this hysteresis can be cancelled by connecting the load after detection of over-charge detection. and it becomes small hysteresis comparator has its own. Once over-charge detection is made, over-current detection is not made to prevent incorrect operations. Note that short-circuit can be detected.

Over-charge release

If both cell voltages become equal to or less than the over-charge release voltage when VM voltage is equal to or less than Vd3, or when VM voltage is more than Vd3 with load connected, the Cout pin returns to “H” after the over-charge release delay time set by the internal counter.

When VM voltage is more than Vd3 with load connected and either cell or both cell voltages are equal to or more than the over-charge release voltage, the Cout pin does not return to “H”. But the load current flows through the parasitic diode of external Nch MOS FET on Cout, consequently each cell voltage becomes equal to or less than over-charge release voltage, the Cout pin returns to “H.” after the over-charge release delay time.

However, excessive voltage charger is connected as mentioned below, Cout pin does not return to “H” because excessive charger detection starts after over-charge release operation.

Over-discharge detection

When either cell voltage is equal to or less than over-discharge voltage, the IC stops further discharging by turning the Dout pin “L” and turning off external Nch MOS FET after the over-charge detection delay time.

The IC goes into stand-by mode after detecting over-discharge and its consumption current is kept at about 0A. After over-discharge detection, the V- pin will be connected to VDD pin via internal resistor (typ 200kΩ).

Over-discharge release

Release from over-discharge is made by only connecting charger. If the V- pin voltage becomes equal to or lower than the stand-by release voltage by connecting charger after detecting over-discharge, The IC is released from the stand-by state to start cell voltage monitoring. While both cell voltages are equal to or less than over-discharge voltages, charging will be made through the parasitic diode of external Nch FET on Dout pin. If both cell voltages become equal to or more than the over-discharge detection voltage by charging, the Dout pin returns to “H” after the over-discharge release delay time set by the internal counter.

Over-current detection

When excessive current flows through the battery, the V- pin voltage rises by the ON resistor of external MOS FET and becomes equal to or more than the over-current detection voltage, the Dout pin turns to “L” after the over-current detection delay time and the external Nch MOS FET is turned off to prevent excessive current in the circuit. The detection delay time is set by the internal counter. After detection, the V- pin will be connected to VSS via internal resistor (typ. 15kΩ). It will not go into stand-by mode after detecting over-current.

Short circuit detection

If greater discharging current flows through the battery and the V- pin voltage becomes equal to or more than the short-circuit detection voltage, it will go into short-circuit detection state after the short circuit delay time shorter than the over-current detection delay time. When short-circuit is detected, just like the time of over-current detection, the Dout pin turns to “L” and external Nch MOS FET is turned off to prevent high current in the circuit. The V- pin will be connected to VSS after detection via internal resistor (typ. 15kΩ). It will not go into stand-by mode after detecting short circuit.

Over-current/short-detection release

After detecting over-current or short circuit, the internal resistor (typ. 15kΩ) between V- pin and VSS pin becomes effective. If the load resistor is removed, the V- pin voltage will be pulled down to the VSS level. Thereafter, the IC will be released from the over-current/short-circuit detection state when the V- pin voltage becomes equal to or less than the over-current detection voltage, and the Dout pin returns to “H” after over-current release delay time set by the internal counter.

Excessive charger detection/release

If the voltage between V⁻ pin and V_{SS} pin becomes equal to or less than the excessive charger detection voltage by connecting a charger, no charging can be made by turning the Cout pin “L” after delay time and turning off the external Nch MOS FET. If that voltage returns to equal to or more than the excessive charger detection voltage during detection delay time, the excessive charger detection will be stopped. If the voltage between V⁻ pin and V_{SS} pin becomes equal to or more than the excessive charger detection voltage after excessive charger detection, the Cout returns to “H” after delay time. The detection/return delay time is set internally.

If Dout pin is “L”, charging will be made through the parasitic diode of external Nch FET on Dout pin. In that case, the voltage between V⁻ pin and V_{SS} pin is nearly -V_f which is less than the excessive-charger detection voltage, therefore no excessive charger detection will be made during over-discharge, over-current and short-circuit detection. Furthermore, if excessive voltage charger is connected to the over-discharged battery, no excessive charger detection is made while the Dout pin is “L”. But the battery is continued charging through the parasitic diode. If the battery voltage rises to the over-discharge detection voltage and the voltage between V⁻ pin and V_{SS} pin remains equal to or less than the excessive charger detection voltage, the delay operation will be started after Dout pin turns to “H.”

0V cell charging operation

If voltage between V_{DD} and V becomes equal to or more than the 0V cell charging lowest operation voltage when the cell voltage is 0V, the Cout pin turns to “H” and charging is enabled.

Shorten the test time

By turning T pin to the V_{DD}, the delay times set by the internal counter can be cut. If T pin is “open”, “L” the delay times are normal. Delay time not set by the counter just like as short circuit detection delay cannot be controlled by this pin.

In some circuit-board layout, an excessive current at the load short might cause this IC be in miss operation like as in standby mode due to V_{SS} line impedance. Therefore we recommend that the T pin is connected to the V_{SS} pin.

Operation in case of detection overlap

Overlap state		Operation in case of detection overlap	State after detection
During over-charge detection	Over-discharge detection is made	Over-charge detection is preferred. If over-discharge state continues even after over-charge detection, over-discharge detection is resumed.	When over-charge state is made first, V ⁻ is released. When over-discharge is detected after over-charge state is made, the IC does not go into the stand-by mode. Note that V ⁻ is connected to V _{DD} via 200kΩ.
	Over-current detection is made	(*1) Both detections can be made in parallel. Over-charge detection continues even when the over-current state is made first. If the over-charge state is made first, over-current detection is interrupted.	(*2) When over-current state is made first, V ⁻ is connected to V _{SS} via 15kΩ. When over-charge state is made first, V ⁻ is released.
During over-discharge detection	Over-charge detection is made	Over-discharge detection is interrupted and over-charge detection is preferred. When over-discharge state continues even after over-charge state is made, over-discharge detection is resumed.	The IC does not go into the stand-by mode when over-discharge state is made after over-charge detection. Note that V ⁻ is connected to V _{DD} via 200kΩ.
	Over-current detection is made	(*3) Both detections can be made in parallel. Over-discharge detection continues even when the over-current state is made first. But over-current detection is interrupted when the over-discharge state is made first.	(*4) If over-current state is made first, V ⁻ will be connected to V _{SS} via 15kΩ. If over-discharge detection is made next, V ⁻ will be disconnected from V _{SS} and connected to V _{DD} via 200kΩ to get into stand-by mode. If over-discharge state is made first, V ⁻ will be connected to V _{DD} via 200kΩ to get into standby state.
During over-current detection	Over-charge detection is made	(*1)	(*2)
	Over-discharge detection is made	(*3)	(*4)


(Note) Short-circuit detection can be made independently.

Excessive charger detection cannot be made during over-discharge, over-current and short-circuit detection.


And its delay time starts after the Dout pin returns to “H”.

Timing Chart


[Cout Output System]



[Dout Output System]



Application Circuit Example



Components	Recommended value	max	unit
R1, R2	100	500	Ω
R3	2k	4k	Ω
R4	100	1k	Ω
C1, C2, C3	0.1μ	1μ	F

* These numbers don't mean to guarantee the characteristic of the IC.

* In addition to the components in the upper diagram, it is necessary to insert a capacitor with enough capacity between VDD and VSS of the IC as near as possible to stabilize the power supply voltage to the IC.

* It is advisable to connect the T pin with the VSS pin. There is no problem even if the T pin is left open.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2011. Specifications and information herein are subject to change without notice.