Ordering number : ENA2157

LV8133JA

For Brushless Motor Drive Sine wave PWM Drive, Pre driver IC



The LV8133JA is a PWM system pre driver IC designed for three-phase brushless motors.

This IC reduces motor driving noise by using a high-efficiency, quiet PWM drive (150-degree drive system).

It incorporates a full complement of protection circuits, and is capable of reducing the number of components used and achieving a high level of reliability. This IC is ideally suited for driving various large-sized motors such as those used in ventilators, air purifiers and other such products.

Features

Overview

- Three-phase bipolar drive
- Quiet PWM drive (150-degree current-carrying)
- Drive phase setting function (set in 16 steps from 0 to 28 degrees)
- Supports motor stop mode (when the SS pin is set to the low level, the motor stop mode is turned on, HB pin turned off)
- Supports bootstrap (maximum duty ratio is limited)
- Automatic recovery type constraint protection circuit (constraint protection detection signal output LDA pin provided)
- Forward/reverse switching circuit, Hall bias pin
- Current limiter circuit, low-voltage protection circuit, and thermal shutdown protection circuit
- FG1 output (360-degree electrical angle/1 pulse)

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max	V _{CC} pin	18	V
Output current	I _O max		15	mA
Allowable power dissipation	Pd max1	Independent IC	0.35	W
	Pd max2	Mounted on a specified circuit board.*	0.95	W
FG pin applied voltage	V _{FG} max		18	٧
LDA pin applied voltage	V _{LDA} max		18	٧
Junction temperature	Tj max		150	°C
Operating temperature	Topr		-40 to +105	°C
Storage temperature	Tstg		-55 to +150	°C

^{*} Specified circuit board : 114.3mm × 76.1mm × 1.6mm, glass epoxy

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating range at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V _{CC}		8.5 to 16.5	٧
5V constant voltage output current	IREG		0 to -10	mA
HB pin output current	I _{HB}		0 to -30	mA
CTL pin applied voltage	V _{CTL}		0 to VREG	٧
FG pin applied voltage	V _{FG}		0 to V _{CC}	V
FG pin output current	I _{FG}		0 to 10	mA
LDA pin applied voltage	V_{LDA}		0 to V _{CC}	٧
LDA pin output current	I _{LDA}		0 to 10	mA

Electrical Characteristics at Ta = 25°C, $V_{CC} = 15$ V

Dawaraahan	Complete I	Conditions	Ratings			Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply current	^I CC			4.5	7.0	mA
Output Block (Pin HIN1, HIN2, HIN3, I	LIN1, LIN2 and LIN	1 3)				
High level output voltage	V _{HO}	I _O = -10mA	VREG-0.40	VREG-0.25		٧
Upper output ON resistance	R _{ON} (H1)	I _O = -10mA		25	40	Ω
Low level output voltage	V _{LO}	I _O = 10mA		0.15	0.30	٧
Lower output ON resistance	R _{ON} (L1)	I _O = 10mA		15	30	Ω
Output leakage current	l _O leak				10	μΑ
Maximum duty ratio limit OFF time	Toff	VCTL = 5V	5	7	9	μs
5V Constant Voltage Output (VREG5	pin)					
Output voltage	VREG	I _O = -5mA	4.7	5.0	5.3	٧
Voltage fluctuation	ΔV (REG1)	$V_{CC} = 9.5 \text{ to } 16.5 \text{V}, I_{O} = -5 \text{mA}$			100	mV
Load fluctuation	ΔV (REG2)	I _O = -5 to -10mA			100	mV
Hall Amplifier (Pin IN1+, IN1-, IN2+, IN	N2-, IN3+ and IN3-)				
Input bias current	IB (HA)		-2		0	μΑ
Common-mode input voltage range 1	VICM1	When a Hall element is used	0.3		VREG-1.7	٧
Common-mode input voltage range 2	VICM2	Single-sided input bias mode	0		VREG	٧
		(when a Hall IC is used)				
Hall input sensitivity	VHIN	Sine wave	120			mVp-p
Hysteresis width	ΔV _{IN} (HA)		±10	±25	±40	mV
Input voltage Low → High	VSLH		-5	0	+5	mV
Input voltage High → Low	VSHL		-5	0	+5	mV

Note 1) Absolute maximum ratings represent the values that cannot be exceeded for any length of time.

Note 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for further details.

Continued from preceding page.

Parameter	Symbol	Conditions	 	Ratings		Unit
			min	typ	max	
CSD Oscillator Circuit		T	<u> </u>		_	_
High level output voltage	V _{OH} (CSD)		2.75	2.95	3.15	V
Low level output voltage	V _{OL} (CSD)		0.85	1.05	1.25	V
Amplitude	V (CSD)		1.7	1.9	2.1	Vp-p
External capacitor charging current	ICHG1 (CSD)	VCHG1 = 2.0V	-14	-10	-6	μΑ
External capacitor discharging	ICHG2 (CSD)	VCHG2 = 2.0V	6	10	14	μΑ
PWM Oscillator (CPWM pin)						
	\/ (D\\/\A)	1	2.0	2.5	3.7	V
High level output voltage	V _{OH} (PWM)		3.3	3.5		
Low level output voltage	V _{OL} (PWM)		1.35	1.5	1.65	V
Amplitude	V (PWM)	0 0000 F B 4510	1.8	2.0	2.2	Vp-p
Oscillation frequency	f (PWM)	$C = 2200pF, R = 15k\Omega$ (design target value)		17.3		kHz
Current Limiter Operation (RF pin)		(design target value)				
Limiter voltage	VRF		0.225	0.25	0.275	V
Thermal Shutdown Protection Opera		l				<u> </u>
Thermal shutdown protection	TSD	* Design target value	150	175		°C
operating temperature	.02	(junction temperature)		.,,		
Hysteresis width	ΔTSD	* Design target value		35		°C
		(junction temperature)				
HB pin	1	T				
High output voltage	V _{HO} (HB)	IHB = -10mA	V _{CC} -0.2	V _{CC} -0.1		V
Output ON resistance	R _{ON} (HB)	IHB = -10mA		10	20	Ω
Output leakage current	I _L (HB)	Stop mode V _{CC} = 15V			10	μΑ
Low Voltage Protection Circuit (dete	cting VREG5 volta	ige)				
Operation voltage (VREG5 voltage)	VSD		3.1	3.6	4.1	V
Hysteresis width	ΔVSD		0.2	0.4	0.6	٧
FG1 LDA Pin						
Output ON resistance	R _{ON} L (FG) R _{ON} L (LDA)	IFG/ILDA = 5mA		40	60	Ω
Output leakage current	IL (FG)	VFG/VLDA = 18V			10	μА
	IL (LDA)					·
CTL Amplifier (drive mode)						
Input voltage range	V _{IN} (CTL)		0		VREG	٧
High level input voltage	V _{IH} (CTL)	Amplitude modulated signal 100%	3.3	3.5	3.7	٧
Middle level input voltage	V _{IM} (CTLI)	Amplitude modulated signal 0%	1.35	1.5	1.65	V
F/R Pin						
High level input voltage range	V _{IH} (FR)		2.5		VREG	V
Low level input voltage range	V _{IL} (FR)		0		0.7	٧
Input open voltage	V _{IO} (FR)			0	0.3	V
Hysteresis width	V _{IS} (FR)		0.15	0.30	0.45	V
High level input current	I _{IH} (FR)	VF/R = VREG	25	45	65	μΑ
Low level input current	I _{IL} (FR)	VF/R = 0V	-2	0	+2	μΑ
SS Pin						•
Drive start voltage	VON		2.9		VREG	V
Drive stop voltage	VOFF		0		0.8	٧
ADP1 Pin (drive phase adjustment)	I		1			
Minimum lead angle	Vadp01	VADP1 = 0V		0	2	Dec
Maximum lead angle	Vadp16	VADP1 = VREG	26	28		Deg
· J -	•		+			
Current ratio with the ADP1/ADP2 pin	IADPR	VCTL = 2.5V, IADP1/IADP2	1.8	2	2.2	A/A

^{*} These are design target values and no measurements are made.


Continued from preceding page.


Parameter	Symbol	Conditions	Ratings			Unit	
raiametei	Symbol	Conditions	min	typ	max	Offic	
ADP2 Pin (drive phase adjustment)	ADP2 Pin (drive phase adjustment)						
High level output voltage	VADP2H	VCTL = VREG	(VREG/2)	(VREG/2)	(VREG/2)	V	
			-0.2		+0.2		
Low level output voltage	VADP2L	VCTL = 0V	0		0.3	V	
DPL Pin (drive-phase-adjustment limit setting pin)							
Lead angle limit high level voltage	VDPLH		3.3	3.5	3.7	V	
Lead angle limit low level voltage	VDPLL		1.35	1.5	1.65	V	

Package Dimensions


 $nit:mm\ (typ)$

3421






Pin Assignment




Top view

Sample Application Circuit 1 (Hall element)



Sample Application Circuit 2 (Hall IC)



Pin Functions


	nctions		
Pin No.	Pin Name	Pin function	Equivalent Circuit
1	CPWM	Triangle wave oscillation pin for PWM generation. Insert a capacitor between this pin and ground and a resistor between this pin and RPWM for triangle wave oscillation.	VREG 200Ω 1
2	RPWM	Oscillation pin for PWM generation. Insert a resistor between this pin and CPWM.	VREG 2
6	FR	FR Forward/reverse rotation setting pin. A low-level specifies forward rotation and a high-level specifies reverse rotation. This pin is held low when open. TGND Test pin. Connect this pin to ground.	VREG $2k\Omega$ 0 0 0 0 0 0 0 0 0 0
	No		
5	NC VREG5	5V regulator output pin (control circuit power supply). Insert a capacitor between this pin and ground for power stabilization. 0.1μF or so is desirable.	Vcc 50Ω\$ 50Ω\$ 50Ω\$


	m preceding page.	Din function	Equivalent Circuit
Pin No.	Pin Name	Pin function	Equivalent Circuit
7	RF	Output current detection pin. This pin is used to detect the voltage across the current detection resistor (Rf). The maximum output current is determined by the equation I _{OUT} = 0.25V/Rf.	VREG 5kΩ 7
8	SS	Start/stop pin. When the SS pin is set to the high level, S/S switching circuit enters the start mode. Inversely, when the SS pin is set to the low level, S/S switching circuit enters the stop mode. In the stop mode, the drive output and HB pin are OFF, and the FG signal is output. This pin cannot be used in the open state.	VREG 500Ω 8
9	LIN3	LIN1, LIN2, and LIN3:	VDEC
10	LIN2	L-side output pins.	VREG
11	LIN1	Generate 0 to VREG5 push-pull outputs.	(10)(12)(14)
12	HIN3	HIN1, HIN2, and HIN3:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
13 14	HIN2 HIN1	H-side output pins. Generate 0 to VREG5 push-pull outputs.	500Ω\$ ————————————————————————————————————
15	НВ	Hall bias power supply pin. This pin is set to the high impedance state when in the stop mode. By supplying the Hall bias power from this pin, the power that is consumed by the Hall bias in the stop mode can be reduced to zero.	VCC (15)
16 17 18 19 20 21	IN1+ IN1- IN2+ IN2- IN3+ IN3-	Hall signal input pins. The high state is when IN+ is greater than IN-, and the low state is the reverse. An amplitude of at least 120mVp-p (differential) is desirable for the Hall signal inputs. If noise on the Hall signals is a problem, insert capacitors between IN+ and IN- pins. If input is provided from a Hall IC, the common-mode input range can be expanded by biasing either + or	VREG 16 18 20 500Ω 16 18 20 17 19 21

Continued from preceding page.

Pin No.	m preceding page. Pin Name	Pin function	Equivalent Circuit
22	GND	Ground pin of the control circuit block.	
23	V _{CC}	Power supply pin for control. Insert a capacitor between this pin and ground to prevent the influence of noise, etc.	
24	CTL	Control input pin. When CTL pin voltage rises, the IC changes the output signal PWM duty to increase the torque output.	VREG VCC VCC VCC VCC VCC VCC VCC VCC VCC VC
25	DPL	Setting pin for drive phase adjustment limit. This pin is used to limit the lead angle of the drive phase. The lead angle is limited to zero degrees when the voltage is 1.5V or lower and the limit is released when the voltage is 3.5V or higher.	VREG 500Ω 25
26 27	LDA FG1	LDA: Constraint protection detection output pin. A low level is output during normal rotation and a high level is output in the constraint protection state. FG1:1-Hall FG signal output pin. 8-pole motor outputs 4 pulses per one rotation.	VREG (26 27) 25Ω \$
28	ADP2	Setting pin for phase drive correction. This pin sets the amount of correction made to the lead angle according to the CTL input. Insert a resistor between this pin and ground to adjust the amount of correction.	VREG VREG VREG VREG VREG 28


Pin No.	Pin Name	Pin function	Equivalent Circuit
29	CSD	Pin to set the operating time of the motor constraint protection circuit. Insert a capacitor between this pin and ground. This pin must be connected to ground if the constraint protection circuit is not used.	VREG 500Ω 29
30	ADP1	Drive phase adjustment pin. The drive phase can be advanced from 0 to 28 degrees during 150-degree current carrying drive. The lead angle becomes 0 degrees when 0V is input and 28 degrees when VREG is input.	VCC VREG AD 500Ω 30 ₹500Ω





The energization is switched to 120° wher 1 Hall FG frequency is 3.6Hz (typ) or lower A direction of rotation is detected from Hall signal according to F/R pin input If the motor rotates in reverse against F/R pin input 120° energization is maintained forcibly





The energization is switched to 120° wher 1 Hall FG frequency is 3.6Hz (typ) or lower A direction of rotation is detected from Hall signal according to F/R pin input If the motor rotates in reverse against F/R pin input 120° energization is maintained forcibly

Functional Description

• Basic operation of 120-degree ⇔ 150-degree current-carrying switching

At startup, this IC starts at 120-degree current-carrying. The rotation direction is detected using the Hall signal in accordance with the F/R pin input, and if the motor is rotating in the reverse direction with respect to the F/R pin input, the 120-degree current-carrying is forcibly continued. If the motor is rotating in the forward direction with respect to the F/R pin input, the 120-degree current-carrying is switched to 150-degree current-carrying when 1 Hall FG frequency is 3.6Hz (typ) or higher and the rising edge of the IN2 signal has been detected twice in succession.

• Concerning the Hall signal input sequence

This IC controls the motor rotation direction commands and Hall signal input sequence in order to set the lead angle. If the motor rotation direction commands and Hall signal input sequence do not conform to what is shown on the timing chart, the motor is driven by 120-degree current-carrying.

Sequence 1: When the Hall signal has been input with the following logic

When F/R pin input is high \rightarrow 120-degree current-carrying

When F/R pin input is low \rightarrow 150-degree current-carrying

Sequence 2: When the Hall signal has been input with the following logic

When F/R pin input is high \rightarrow 150-degree current-carrying

When F/R pin input is low \rightarrow 120-degree current-carrying

• CTL pin input

a) Standby mode V_{CTL} < V_{IM} (1.5V : typ)

When the CTL pin voltage is lower than V_{IM}, the IC enters the standby mode. All the H_{IN} and L_{IN} outputs are set to the low level, and the motor prepares to start being driven.

b) Drive mode $V_{IM} \le V_{CTL} \le VREG$

When the CTL pin voltage is $V_{IM} \le V_{CTL} \le V_{REG}$, the IC enters the drive mode, and the motor is driven at the PWM duty ratio corresponding to V_{CTL} . When V_{CTL} is increased, the PWM duty ratio increases, and the duty ratio is set internally to 100% at V_{IH} (3.5V: typ), but the output maximum duty ratio is limited to 88%: typ (when the PWM frequency is 17kHz).

• SS pin input

a) Start mode $2.9V < V_{SS} \le VREG$

When the SS pin voltage is $2.9V < V_{SS} < VREG$, the IC enters the start mode, and the motor is driven by 150-degree current-carrying.

b) Stop mode $0V \le V_{SS} < 0.8V$

When the SS pin voltage is $0V \le V_{SS} < 0.8V$, the IC enters the stop mode, and the motor stops. In the stop state, the drive output and HB pin are OFF, and the FG signal is output.

c) Test mode 2V < VSS < 2.4V (Design target)

When the SS pin voltage is $2V < V_{SS} < 2.4V$, the IC enters the stop mode, and the motor stops. In the stop state, the drive output and HB pin are OFF, and the FG signal is output.

• Bootstrap capacitor initial charging mode


When the mode is changed from stop to start or when the mode is changed from standby to drive, the IC enters the bootstrap capacitor charging mode ($H_{IN}1$, $H_{IN}2$, $H_{IN}3 = L L_{IN}1$, $L_{IN}2$, $L_{IN}3$ constitute the output (2.2ms typ) that supports the 120-degree current-carrying mode) in order to charge the bootstrap capacitor.

• Drive phase adjustment


During 150-degree current-carrying drive, current-carrying is started from the phase that is 20 degrees ahead of the 120-degree current-carrying. From this state, any lead angle from 0 to 28 degrees can be set using the ADP1 pin voltage (lead angle control). This setting can be adjusted in 16 steps (in 1.875-degree increments) from 0 to 28 degrees using the ADP1 pin voltage, and it is updated every Hall signal cycle (it is sampled at the rising edge of the IN3 input and updated at its falling edge).

A number of lead angle adjustments proportionate to the CTL pin voltage can be undertaken by adjusting the resistance levels of resistors connected to the ADP1 pin, ADP2 pin and DPL pin. When these pins are not going to be used, reference must be made to section 5. 6, and the pins must not be used in the open status. Furthermore, a resistance of $47k\Omega$ or more must be used for the resistor (RADP2) that is connected to the ADP2 pin.


1. The slopes of V_{CTL} and VADP1 can be adjusted by setting the resistance level of the resistor (RADP1) connected to ADP1 (pin 30).




2. The ADP2 pin rise can be halted (a limit on the lead angle adjustment can be set by means of the CTL voltage) by setting DPL (pin 25).



3. The offset and slope can be adjusted as desired by setting RADP1 and RADP12 of ADP1 (pin 30). (It is also possible to set a limit on the lead angle adjustment by means of the CTL voltage by setting DPL.)



4. The rising voltage of ADP1 can be adjusted using the settings of RADP21 and RADP22 of ADP2 (pin 28). However, they must be set in such a way that the ADP2 voltage does not exceed 1V when V_{CTL} is lower than 1.5V.



- 5. When the lead angle is not adjusted ADP1 pin: shorted to ground; ADP2 pin and DPL pin: pulled down to ground using the resistors
- 6. When the lead angle is not adjusted by means of the CTL pin voltage (for use with a fixed lead angle)
 ADP1 pin: lead angle setting by resistance division from VREG; ADP2 pin and DPL pin: pulled down to ground by
 the resistors

Description of LV8133

1. Current Limiter Circuit

The current limiter circuit limits the output current peak value to a level determined by the equation $I = V_{RF}/Rf$ (where $V_{RF} = 0.25V$ typ, Rf is the value of the current detection resistor). The current limiter operates by reducing the output on duty to suppress the current.

The current limiter circuit detects the reverse recovery current of the diode due to PWM operation. To assure that the current limiting function does not malfunction, its operation has a delay of approx. 1µs. If the motor coils resistance or a low inductance, current fluctuation at startup (when there is no back electromotive force in the motor) will be rapid. The delay in this circuit means that at such times the current limiter circuit may operate at a point well above the set current. Application must take this increase in the current due to the delay into account when the current limiter value is set.

2. Motor Stop (SS pin)

With the motor stop operation using the SS pin, the current consumption can be reduced by setting the drive output and HB pin to OFF.

Furthermore, since the VREG5 voltage and FG1 signal can be output, the motor rotation information can be output even in the motor stop mode by supplying the Hall bias from VREG5.

3. Hall Input Signal

Signals with an amplitude in excess of the hysteresis (40mV max) is required for the Hall inputs. However, considering the influence of noise and phase displacement, an amplitude of over 120mV is desirable.

If noise disrupts the output waveform (at phase change), this must be prevented by inserting capacitors or other devices across the Hall inputs. The constraint protection circuit uses the Hall inputs to discriminate the motor constraint state. Although the circuit is designed to tolerate a certain amount of noise, care is required.

If all three phases of the Hall input signal go to the same input state (HHH or LLL), the H_{IN}/L_{IN} outputs are all set to the low state.

If the outputs from a Hall IC are used, fixing one side of the inputs (either the + or –side) at a voltage within the common-mode input voltage range (0.3V to VREG-1.7V) allows the other input side to be used as an input over the 0V to VREG range.

4. Constraint Protection Circuit

A constraint protection circuit is incorporated in order to protect the output elements and motor when the motor is constrained. The circuit is activated when the Hall signal is not switched for a specific period of time when the motor is in operation. The counter is reset each time the motor rotates 360 degrees in terms of the electrical angle. All the H_{IN} and L_{IN} outputs are set to the low level when the constraint protection circuit is in operation. This time is determined by the capacitance of the capacitor connected to the CSD pin.

Oscillation time of CSD pin (1 pulse) T = $|(V_{OH}-V_{OL})/ICHG1| \times C (\mu F) + |(V_{OH}-V_{OL})/ICHG2| \times C (\mu F)$ Constraint protection detection time T1 (s) = T × 256 (count) Constraint protection time T2 (s) = T × 2816 (count)

When a $0.022\mu\text{F}$ capacitor is attached, T = 8.36ms, T1 = 2.14s and T2 = 23.54s are established as the typical ratings. After the motor has been constrained, the constraint protection state is established at 2.14 (s), and then after 23.54 (s) has elapsed, the constraint protection circuit is reset automatically. A time that provides some leeway in the motor start time that factors in any fluctuations must be selected as the setting.

Conditions for releasing the constraint protection state other than by automatic resetting:

When CTL pin voltage < V_{IM} input \rightarrow protection release and CSD count reset

When the low level is detected on the SS pin \rightarrow protection release and CSD count reset

When FR has been switched \rightarrow protection release and CSD count reset

When TSD protection is detected \rightarrow CSD count stop

5. Power Supply Stabilization

Since this IC adopts a switching drive technique, the power-supply line level can be disrupted easily. Thus capacitors large enough to stabilize the power supply voltage must be inserted between the V_{CC} pins and ground. If the electrolytic capacitors cannot be connected close to their corresponding pins, ceramic capacitors of about 0.1µF must be connected near these pins.

If diodes are inserted in the power-supply line to prevent destruction of the device when the power supply is connected with reverse polarity, the power supply line levels will be even more easily disrupted, and even larger capacitors must be used.

6. VREG Stabilization

Connect a capacitor with a capacitance of 0.1µF or more between VREG5 and ground in order to stabilize the VREG voltage that is the power supply of the control circuit.

The ground lead of that capacitor must be located as close as possible to the control system ground (SGND) of the IC.

7. Forward/Reverse Switching (F/R pin)

Switching between forward rotation and reverse rotation must not be undertaken while the motor is running.

8. PWM Frequency Setting

 $fCPWM \approx 1/(1.7CR)$

Components with good temperature characteristics must be used.

An oscillation frequency of about 17kHz is obtained when a 2200pF capacitor and $15k\Omega$ resistor are used. If the PWM frequency is too low, switching noise will be heard from the motor; conversely, if it is too high, the output power loss will increase. For this reason, a frequency between 15kHz and 30kHz or so is desirable. The capacitor ground must be connected as close as possible to the control system ground (SGND pin) of the IC to minimize the effects of the outputs. If there are no fluctuations in the capacitance or resistance of the external capacitors or resistors and only the IC fluctuations are to be considered, an actual capability of $\pm 3\%$ can be expected.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa