



STK672-442B-E

Thick-Film Hybrid IC

2-phase Stepping Motor Driver

ON Semiconductor®

<http://onsemi.com>

Overview

The STK672-442B-E is a hybrid IC for use as a unipolar, 2-phase stepping motor driver with PWM current control.

Applications

- Office photocopiers, printers, etc.

Features

- Built-in motor terminal open detection function (output current OFF).
- Built-in overcurrent detection function (output current OFF).
- Built-in overheat detection function (output current OFF).
- FAULT1 signal (active low) is output when any of motor terminal open, overcurrent, or overheat is detected.
The FAULT2 signal is used to output the result of activation of protection circuit detection at 3 levels.
- Built-in power on reset function.
- A micro-step sine wave-driven driver can be activated merely by inputting an external clock.
- External pins can be used to select 2, 1-2 (including pseudo-micro), W1-2, 2 W1-2, or 4W1-2 excitation.
- The switch timing of the 4-phase distributor can be switched by setting an external pin (MODE3) to detect either the rise and fall, or rise only, of CLOCK input.
- Phase is maintained even when the excitation mode is switched. Rotational direction switching function.
- Supports schmitt input for 2.5V high level input.
- Incorporating a current detection resistor (0.122Ω: resistor tolerance ±2%), motor current can be set using two external resistors.
- The ENABLE pin can be used to cut output current while maintaining the excitation mode.
- With a wide current setting range, power consumption can be reduced during standby.
- No motor sound is generated during hold mode due to external excitation current control.

Specifications

Absolute Maximum Ratings at $T_c = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage 1	V_{CC} max	No signal	50	V
Maximum supply voltage 2	V_{DD} max	No signal	-0.3 to +6.0	V
Input voltage	V_{IN} max	Logic input pins	-0.3 to +6.0	V
Output current 1	I_{OP} max	$10\mu\text{s}$, 1 pulse (resistance load)	20	A
Output current 2	I_{OH} max	$V_{DD}=5\text{V}$, $\text{CLOCK} \geq 200\text{Hz}$	3.5	A
Allowable power dissipation 1	PdMF max	With an arbitrarily large heat sink. Per MOSFET	8.3	W
Allowable power dissipation 2	PdPK max	No heat sink	2.8	W
Operating substrate temperature	T_c max	Metal surface temperature of the package	-20 to +105	$^\circ\text{C}$
Junction temperature	T_j max		150	$^\circ\text{C}$
Storage temperature	T_{STG}		-40 to +125	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $T_a=25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	unit
Operating supply voltage 1	V_{CC}	With signals applied	0 to 46	V
Operating supply voltage 2	V_{DD}	With signals applied	5±5%	V
Input high voltage	V_{IH}	Pins 10, 11, 12, 13, 14, 15, 17, $V_{DD}=5\pm 5\%$	2.5 to V_{DD}	V
Input low voltage	V_{IL}	Pins 10, 11, 12, 13, 14, 15, 17, $V_{DD}=5\pm 5\%$	0 to 0.8	V
Output current	I_{OH}	$T_c=105^\circ\text{C}$, $\text{CLOCK} \geq 200\text{Hz}$	3.0	A
CLOCK frequency	f_{CL}	Minimum pulse width: at least $10\mu\text{s}$	0 to 50	kHz
Recommended Vref range	V_{ref}	$T_c=105^\circ\text{C}$	0.2 to 1.8	V

Electrical Characteristics at $T_c=25^\circ\text{C}$, $V_{CC}=24\text{V}$, $V_{DD}=5.0\text{V}$ *1

Parameter	Symbol	Conditions	min	typ	max	unit
V_{DD} supply current	I_{CCO}	$V_{DD}=5.0\text{V}$, $\text{ENABLE}=\text{Low}$		5.7	7.0	mA
Output average current *2	I_{OAVE}	$R/L=1\Omega/0.62\text{mH}$ in each phase	0.27	0.32	0.37	A
FET diode forward voltage	V_{DF}	$I_f=1\text{A}$ ($R_L=23\Omega$)		1	1.6	V
Output saturation voltage	V_{SAT}	$R_L=23\Omega$		0.25	0.38	V
Control input pin	V_{IH}	Pins 10, 11, 12, 13, 14, 15, 17	2.5		V_{DD}	V
	V_{IL}	Pins 10, 11, 12, 13, 14, 15, 17	-0.3		0.8	V
	I_{ILH}	Pins 10, 11, 12, 13, 14, 15, 17=5V		50	75	μA
	I_{ILL}	Pins 10, 11, 12, 13, 14, 15, 17=GND			10	μA
Vref input bias current	I_{IB}	Pin 19 =1.0V			1	μA
FAULT1 pin	Output low voltage	V_{OLF}	Pin 16 ($I_O=5\text{mA}$)	0.25	0.5	V
	5V level leakage current	I_{ILF}	Pin 16 =5V		10	μA
FAULT2 pin	Motor terminal open detection output voltage	V_{OF1}	Pin 8 (when all protection functions have been activated)	0.0	0.01	0.2
	Overcurrent detection output voltage	V_{OF2}		2.4	2.5	2.6
	Overheat detection output voltage	V_{OF3}		3.1	3.3	3.5
Overheat detection temperature	T_{SD}	Design guarantee		144		$^\circ\text{C}$
PWM frequency	f_{C}		41	48	55	kHz
Drain-source cut-off current	I_{DSS}	$V_{DS}=100\text{V}$, Pins 2, 6, 9, 18=GND			1	μA

Notes

*1: A fixed-voltage power supply must be used.

*2: The value for I_{OAVE} assumes that the lead frame of the product is soldered to the mounting circuit board.

Continued on next page.

STK672-442B-E

Continued from preceding page.


Parameter				Symbol	Conditions	min	typ	max	unit
4W1-2	2W1-2	W1-2	1-2	Vref *3	θ=15/16, 16/16		100		%
4W1-2	2W1-2				θ=14/16		97		
4W1-2					θ=13/16		95		
4W1-2	2W1-2	W1-2			θ=12/16		93		
4W1-2					θ=11/16		87		
4W1-2	2W1-2				θ=10/16		83		
4W1-2					θ=9/16		77		
4W1-2	2W1-2	W1-2	1-2		θ=8/16		71		
4W1-2					θ=7/16		64		
4W1-2	2W1-2				θ=6/16		55		
4W1-2					θ=5/16		47		
4W1-2	2W1-2	W1-2			θ=4/16		40		
4W1-2					θ=3/16		30		
4W1-2	2W1-2				θ=2/16		20		
4W1-2					θ=1/16		11		
2							100		

Notes


*3: The values given for Vref are design targets, no measurement is performed.

Package Dimensions

unit:mm (typ)




Derating Curve of Motor Current, I_{OH} , vs. STK672-442B-E Operating Substrate Temperature, T_c




Notes

- The current range given above represents conditions when output voltage is not in the avalanche state.
- If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-4** series hybrid ICs given in a separate document.
- The operating substrate temperature, T_c , given above is measured while the motor is operating. Because T_c varies depending on the ambient temperature, T_a , the value of I_{OH} , and the continuous or intermittent operation of I_{OH} , always verify this value using an actual set.
- The T_c temperature should be checked in the center of the metal surface of the product package.

Block Diagram



Sample Application Circuit



Precautions

[GND wiring]

- To reduce noise on the 5V/24V system, be sure to place the GND of C01 in the circuit given above as close as possible to Pin 2 and Pin 6 of the hybrid IC.

In addition, in order to set the current accurately, the GND side of RO2 of Vref must be connected to the shared ground terminal used by the Pin 18 (S.G) GND, P.G1 and P.G2.

[Input pins]


- If VDD is being applied, use care that each input pin does not apply a negative voltage less than -0.3V to S, GND, Pin 18. Measures must also be taken so that a voltage equal to or greater than VDD is not input.
- High voltage input other than VDD, MOI, FAULT1, and FAULT2 is 2.5V.
- Pull-up resistors are not connected to input pins. Pull-down resistors are attached. When controlling the input to the hybrid IC with the open collector type, be sure to connect a pull-up resistor (1 to 20kΩ). Be sure to use a device (0.8V or less, low level, when $I_{OL}=5\text{mA}$) for the open collector driver at this time that has an output voltage specification such that voltage is pulled to less than 0.8V at low level.
- When using the power on reset function built into the hybrid IC, be sure to directly connect Pin 14 to VDD.
- We recommend attaching a 1,000pF capacitor to each input to prevent malfunction during high-impedance input. Be sure to connect the capacitor near the hybrid IC, between Pin 18 (S, G).

When input is fixed low, directly connect to Pin 18. When input is fixed high, directly connect to VDD.

Current setting Vrefl

If the motor current is temporarily reduced, the circuit given below is recommended

The variable voltage range of Vref input is 0.2 to 1.8V



[Setting the motor current]


The motor current, I_{OH} , is set using the Pin 19 voltage, V_{ref} , of the hybrid IC. Equations related to I_{OH} and V_{ref} are given below.

$$I_{OH} \approx (V_{ref} \div 4.9) \div R_s \quad \dots \dots \dots \quad (2)$$

The value of 4.9 in Equation (2) above represents the V_{ref} voltage as divided by a circuit inside the control IC.

Rs: 0.122Ω (Current detection resistor inside the hybrid IC)

- Motor current peak value I_{OH} setting



[Smoke Emission Precautions]

If Pin 18 (S.G terminal) is attached to the PCB without using solder, overcurrent may flow into the MOSFET at VCCON (24V ON), causing the STK672-442B-E to emit smoke because 5V circuits cannot be controlled.

Function Table

M2	0	0	1	1	CLOCK Edge Timing for Phase Switching
M1 M3	0	1	0	1	
1	2-phase excitation selection	1-2-phase excitation ($I_{OH}=100\%$)	W1-2 phase excitation	2W1-2 phase excitation	CLOCK rising edge
0	1-2 phase excitation ($I_{OH}=100\%, 71\%$)	W1-2 phase excitation	2W1-2 phase excitation	4W1-2 phase excitation	CLOCK both edges

$I_{OH}=100\%$ results in the Vref voltage setting, I_{OH} .

During 1-2 phase excitation, the hybrid IC operates at a current setting of $I_{OH}=100\%$ when the CLOCK signal rises. Conversely, pseudo micro current control is performed to control current at $I_{OH}=100\%$ or 71% at both edges of the CLOCK signal.

CWB pin


Forward/CW	0
Reverse/CCW	1

ENABLE • RESETB pin

ENABLE	Motor current cut: Low
RESETB	Active Low


Timing Charts

2-phase excitation timing charts (M3=1)




ITF02580

1-2-phase excitation timing charts (M3=1)




ITF02581

W1-2-phase excitation timing charts (M3=1)



ITF02582


2W1-2-phase excitation timing charts (M3=1)




ITF02583

STK672-442B-E


1-2-phase excitation timing charts (M3=0)




W1-2-phase excitation timing charts (M3=0)



2W1-2-phase excitation timing charts (M3=0)



4W1-2-phase excitation timing charts (M3=0)



Usage Notes

1. I/O Pins and Functions of the Control Block

[Pin description]

HIC pin	Pin Name	Function
7	MOI	Output pin for the excitation monitor
19	Vref	Current value setting
10	MODE1	Excitation mode selection
11	MODE2	
17	MODE3	
12	CLOCK	External CLOCK (motor rotation instruction)
13	CWB	Sets the direction of rotation of the motor axis
14	RESETB	System reset
15	ENABLE	Motor current OFF
16	FAULT1	Motor terminal open/Overcurrent/over-heat detection output
8	FAULT2	

Description of each pin

[CLOCK (Phase switching clock)]

Input frequency: DC-20kHz (when using both edges) or DC-50kHz (when using one edge)

Minimum pulse width: 20μs (when using both edges) or 10μs (when using one edge)

Pulse width duty: 40% to 50%

Both edge, single edge operation

M3:1 The excitation phase moves one step at a time at the rising edge of the CLOCK pulse.

M3:0 The excitation phase moves alternately one step at a time at the rising and falling edges of the CLOCK pulse.

[CWB (Motor direction setting)]

When CWB=0: The motor rotates in the clockwise direction.

When CWB=1: The motor rotates in the counterclockwise direction.

Do not allow CWB input to vary during the 7μs interval before and after the rising and falling edges of CLOCK input.

[ENABLE (Forcible OFF control of excitation drive output A, AB, B, and BB, and selecting operation/hold status inside the HIC)]

ENABLE=1: Normal operation

When ENABLE=0: Motor current goes OFF, and excitation drive output is forcibly turned OFF.

The system clock inside the HIC stops at this time, with no effect on the HIC even if input pins other than RESET input vary. In addition, since current does not flow to the motor, the motor shaft becomes free.

If the CLOCK signal used for motor rotation suddenly stops, the motor shaft may advance beyond the control position due to inertia. A SLOW DOWN setting where the CLOCK cycle gradually decreases is required in order to stop at the control position.

[MODE1, MODE2, and MODE3 (Selecting the excitation mode, and selecting one edge or both edges of the CLOCK)]

Excitation select mode terminal (See the sample application circuit for excitation mode selection), selecting the CLOCK input edge(s).

Mode setting active timing

Do not change the mode within 7μs of the input rising or falling edge of the CLOCK signal.

[RESETB (System-wide reset)]

The reset signal is formed by the power-on reset function built into the HIC and the RESETB terminal.

When activating the internal circuits of the HIC using the power-on reset signal within the HIC, be sure to connect Pin 14 of the HIC to VDD.

[Vref (Voltage setting to be used for the current setting reference)]


- Pin type: Analog input configuration

Input voltage is in the voltage range of 0.2V to 1.8V.

[Input timing]

The control IC of the driver is equipped with a power on reset function capable of initializing internal IC operations when power is supplied. A 4V typ setting is used for power on reset. Because the specification for the MOSFET gate voltage is $5V \pm 5\%$, conduction of current to output at the time of power on reset adds electromotive stress to the MOSFET due to lack of gate voltage. To prevent electromotive stress, be sure to set ENABLE=Low while VDD, which is outside the operating supply voltage, is less than 4.75V.

In addition, if the RESETB terminal is used to initialize output timing, be sure to allow at least 10 μ s until CLOCK input.




ENABLE, CLOCK, and RESETB Signals Input Timing


[Configuration of control block I/O pins]

<Configuration of the MODE1, MODE2, MODE3, CLOCK, CWB, ENABLE, and RESETB input pins>

<Configuration of the FAULT2 pin>



The input pins of this driver all use Schmitt input. Typical specifications at $T_c=25^\circ\text{C}$ are given below. Hysteresis voltage is 0.3V (VIHa-VILA).




Input voltage specifications are as follows.


$V_{IH}=2.5V_{min}$

$V_{IL}=0.8V_{max}$

<Configuration of the Vref input pin>



<Configuration of the FAULT1 output pin>



<FAULT1, FAULT2 output>

FAULT1 Output

FAULT1 is an open drain output. It outputs low level when any of motor terminal open, overcurrent, or overheat is detected.

FAULT2 output

Output is resistance divided (3 levels) and the type of abnormality detected is converted to the corresponding output voltage.

- Motor terminal open: 10mV (typ)
- Overcurrent: 2.5V (typ)
- Overheat: 3.3V (typ)

Abnormality detection can be released by a RESETB operation or turning VDD voltage on/off.

[MOI output]

The output frequency of this excitation monitor pin varies depending on the excitation mode. For output operations, see the timing chart.


2. STK672-432B-E/442B-E/440B-E overcurrent detection, overheat detection, and motor terminal open detection functions

Each detection function operates using a latch system and turns output off. Because a RESET signal is required to restore output operations, once the power supply, VDD, is turned off, you must either again apply power on reset with VDDON or apply a RESETB=High→Low→High signal.

[Motor terminal open detection]

This hybrid IC is equipped with a function for detecting open output terminals to prevent thermal destruction of the MOSFET due to repeated avalanche operation that occurs when an output terminal connected to the motor is open. The open condition is determined by checking the presence or absence of the flyback current that flows in the motor inductance during the off period of the PWM cycle.

Detection is performed by using the fact that the flyback current does not flow when a motor terminal is open.



When the current level drops, the difference with the GND potential decreases, making detection difficult. The motor current that can be detected by motor terminal open detection is 1.1A or more with the STK672-432B-E and 1.4A or more with the STK672-442B-E/440B-E.

<Notes on the ENABLE high edge>

When ENABLE changes from low to high and the STK672-4XXB-E performs constant-current PWM operation that flows a negative current during the 30μs period after the high edge, open detection may activate and stop the driver.

The motor current setting voltage Vref must be set so that PWM operation is not performed within a period of 30μs after the high edge.

If the motor current setup voltage is set for the rated motor current, PWM operation is not performed during this 30μs period after the high edge, so this is not a problem.

In addition, there is no problem with operation that lowers the current setting Vref after the motor rated current is reached as shown in the diagram on the following page.

Whether constant-current PWM operation is performed during the 30μs period after the high edge can be judged by substituting the motor L and R values into the formula on the following page.

$$V_{ref} = (R_{02} \div (R_{01} + R_{02})) \times 5V \text{ (or } 3.3V\text{)}$$

$$I_{OH1} = (V_{ref} \div 4.9) \div R_s \quad I_{OH1}: \text{Motor current value to be set}$$

$$I_{OH2} = (V_{CC} \div R) \times (1 - e^{-tR/L}) \quad I_{OH2}: \text{Current value } 30\mu\text{s after the ENABLE high edge}$$

$$\Rightarrow \text{Judgment standard: } I_{OH1} > I_{OH2}$$

R01, R02, 5V (or 3.3V): See the Sample Application Circuit documents.


Rs: Current detection resistance value (Ω)

VCC: Motor supply voltage (V)

R: Motor winding resistance (Ω)

L: Motor winding inductance (H)

⇒ There is no problem if the I_{OH2} obtained by substituting t = 30μs and the motor L and R values is smaller than the current setting value I_{OH1}.




<Connection of capacitors between output pins and GND prohibited>

Capacitors must not be connected between the phase A (pin 4), phase AB (pin 5), phase B (pin 3) and phase BB (pin 1) outputs and GND. What happens if capacitors are connected is that open-circuit detection may be triggered by the discharge current of the capacitors when the internal MOSFET is set ON. This current is not an inductance current generated by the motor winding but a capacitor current so a negative current will not flow to the other phase in each pair of phases, possibly causing the driver to shut down.

<Excessive external noise>

If, when the motor current rises prior to the PWM operation, a spike-shaped current exceeding the Vref-setting current is generated by excessive external noise, for instance, before the current level (1.1A for the STK672-432B-E, 1.4A for the STK672-442B-E and 440B-E motor drivers) at which motor pin open-circuiting can be detected is reached, the internal MOSFET is set OFF. Since the MOSFET has been set OFF before the actual motor current reaches 1.1A (or 1.4A), the level of the negative current subsequently flowing to the other phase in each pair of phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be triggered.


During normal constant-current PWM operation, the duration of 1.25μs, which is equivalent to 6% of the initial operation in the PWM period, corresponds to the section where the current is not detected, and this ensures that no current is detected for the linking part of the current that is generated in this section. The no-current detection section is not synchronized at the current rise prior to the PWM operation so when a spike-shaped current exceeding the Vref-setting current is generated, the MOSFET is set OFF at the stage where the level of the actual motor current is low. As a result, the level of the negative current subsequently flowing to the other phase in each pair of phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be triggered.



[Overcurrent detection]

This hybrid IC is equipped with a function for detecting overcurrent that arises when the motor burns out or when there is a short between the motor terminals.

Overcurrent detection occurs at 3.4A typ with the STK672-432B-E, and 5.0A typ with the STK672-442B-E/440B-E.



Overcurrent detection begins after an interval of no detection (a dead time of 1.25μs typ) during the initial ringing part during PWM operations. The no detection interval is a period of time where overcurrent is not detected even if the current exceeds I_{OH} .

[Overheat detection]

Rather than directly detecting the temperature of the semiconductor device, overheat detection detects the temperature of the aluminum substrate (144°C typ).

Within the allowed operating range recommended in the specification manual, if a heat sink attached for the purpose of reducing the operating substrate temperature, T_c , comes loose, the semiconductor can operate without breaking. However, we cannot guarantee operations without breaking in the case of operations other than those recommended, such as operations at a current exceeding I_{OH} max that occurs before overcurrent detection is activated.

3. STK672-442B-E Allowable Avalanche Energy Value

(1) Allowable Range in Avalanche Mode

When driving a 2-phase stepping motor with constant current chopping using an STK672-4** Series hybrid IC, the waveforms shown in Figure 1 below result for the output current, I_D , and voltage, V_{DS} .




Figure 1 Output Current, I_D , and Voltage, V_{DS} , Waveforms 1 of the STK672-4** Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

When operations of the MOSFET built into STK672-4** Series ICs is turned off for constant current chopping, the I_D signal falls like the waveform shown in the figure above. At this time, the output voltage, V_{DS} , suddenly rises due to electromagnetic induction generated by the motor coil.

In the case of voltage that rises suddenly, voltage is restricted by the MOSFET V_{DSS} . Voltage restriction by V_{DSS} results in a MOSFET avalanche. During avalanche operations, I_D flows and the instantaneous energy at this time, $EAVL1$, is represented by Equation (3-1).

$$EAVL1 = V_{DSS} \times IAVL \times 0.5 \times tAVL \quad (3-1)$$

V_{DSS} : V units, $IAVL$: A units, $tAVL$: sec units

The coefficient 0.5 in Equation (3-1) is a constant required to convert the $IAVL$ triangle wave to a square wave.

During STK672-4** Series operations, the waveforms in the figure above repeat due to the constant current chopping operation. The allowable avalanche energy, $EAVL$, is therefore represented by Equation (3-2) used to find the average power loss, $PAVL$, during avalanche mode multiplied by the chopping frequency in Equation (3-1).

$$PAVL = V_{DSS} \times IAVL \times 0.5 \times tAVL \times fc \quad (3-2)$$

fc : Hz units (fc is set to the PWM frequency of 50kHz.)

For V_{DSS} , $IAVL$, and $tAVL$, be sure to actually operate the STK672-4** Series and substitute values when operations are observed using an oscilloscope.

Ex. If $V_{DSS}=110V$, $IAVL=1A$, $tAVL=0.2\mu s$ when using a STK672-442B-E driver, the result is:

$$PAVL = 110 \times 1 \times 0.5 \times 0.2 \times 10^{-6} \times 50 \times 10^3 = 0.55W$$

$V_{DSS}=110V$ is a value actually measured using an oscilloscope.

The allowable loss range for the allowable avalanche energy value, $PAVL$, is shown in the graph in Figure 3. When examining the avalanche energy, be sure to actually drive a motor and observe the I_D , V_{DSS} , and $tAVL$ waveforms during operation, and then check that the result of calculating Equation (3-2) falls within the allowable range for avalanche operations.

(2) ID and VDSS Operating Waveforms in Non-avalanche Mode


Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result during actual operations.

Factors causing avalanche are listed below.

- Poor coupling of the motor's phase coils (electromagnetic coupling of A phase and AB phase, B phase and BB phase).
- Increase in the lead inductance of the harness caused by the circuit pattern of the P.C. board and motor.
- Increases in VDSS, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24V to 36V.

If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as shown in Figure 2.


Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss range of PAVL shown in Figure 3.



ITF02558

Figure 2 Output Current, I_D , and Voltage, V_{DS} , Waveforms 2 of the STK672-4** Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

Figure 3 Allowable Loss Range, PAVL- I_{OH} During STK672-442B-E Avalanche Operations



ITF02575

Note:

The operating conditions given above represent a loss when driving a 2-phase stepping motor with constant current chopping.

Because it is possible to apply 3W or more at $I_{OH}=0A$, be sure to avoid using the MOSFET body diode that is used to drive the motor as a zener diode.

4. Calculating STK672-442B-E HIC Internal Power Loss

The average internal power loss in each excitation mode of the STK672-442B-E can be calculated from the following formulas. *1

[Each excitation mode]

2-phase excitation mode

$$2PdAVex = 2 \times V_{sat} \times 0.5 \times \text{CLOCK} \times I_{OH} \times t2 + 0.5 \times \text{CLOCK} \times I_{OH} \times (V_{sat} \times t1 + V_{df} \times t3) \quad (4-1)$$

1-2 Phase excitation mode

$$1-2PdAVex = 2 \times V_{sat} \times 0.25 \times \text{CLOCK} \times I_{OH} \times t2 + 0.25 \times \text{CLOCK} \times I_{OH} \times (V_{sat} \times t1 + V_{df} \times t3) \quad (4-2)$$

W1-2 Phase excitation mode

$$W1-2PdAVex = 0.64 [2 \times V_{sat} \times 0.125 \times \text{CLOCK} \times I_{OH} \times t2 + 0.125 \times \text{CLOCK} \times I_{OH} \times (V_{sat} \times t1 + V_{df} \times t3)] \quad (4-3)$$

2W1-2 Phase excitation mode

$$2W1-2PdAVex = 0.64 [2 \times V_{sat} \times 0.0625 \times \text{CLOCK} \times I_{OH} \times t2 + 0.0625 \times \text{CLOCK} \times I_{OH} \times (V_{sat} \times t1 + V_{df} \times t3)] \quad (4-4)$$

4W1-2 Phase excitation mode

$$4W1-2PdAVex = 0.64 [2 \times V_{sat} \times 0.0625 \times \text{CLOCK} \times I_{OH} \times t2 + 0.0625 \times \text{CLOCK} \times I_{OH} \times (V_{sat} \times t1 + V_{df} \times t3)] \quad (4-5)$$

Motor hold mode

$$\text{HoldPdAVex} = 2 \times V_{sat} \times I_{OH} \quad (4-6)$$

Note: 2-phase 100% conductance is assumed in Equation (4-6).

V_{sat} : Combined voltage of R_{on} voltage drop + current detection resistance

V_{df} : Combined voltage of the FET body diode + current detection resistance


CLOCK: Input CLOCK (HIC: input frequency at Pin 12)

$t1$, $t2$, and $t3$ represent the waveforms shown in the figure below.

$t1$: Time required for the winding current to reach the set current (I_{OH})

$t2$: Time in the constant current control (PWM) region

$t3$: Time from end of phase input signal until inverse current regeneration is complete



Motor COM Current Waveform Model

$$t1 = (-L/(R+0.25)) \ln (1 - ((R+0.25)/V_{CC}) \times I_{OH}) \quad (4-7)$$

$$t3 = (-L/R) \ln ((V_{CC}+0.25)/(I_{OH} \times R + V_{CC}+0.25)) \quad (4-8)$$

V_{CC} : Motor supply voltage (V)

L: Motor inductance (H)

R: Motor winding resistance (Ω)

I_{OH} : Motor set output current crest value (A)

Fixed current control time, t_2 , for each excitation mode

For the values of V_{sat} and V_{df} , be sure to substitute from V_{sat} vs I_{OH} and V_{df} vs I_{OH} at the setting current value I_{OH} . (See pages to follow)

Then, determine if a heat sink is necessary by comparing with the ΔT_c vs P_d graph (see next page) based on the calculated average output loss, HIC.

For heat sink design, be sure to see STK672-442B-E.

The HIC average power, PdAVex described above, represents loss when not in avalanche mode. To add the loss in avalanche mode, be sure to add PAVL (4-13, 14) using the formula (3-2) for average power loss , PAVL, for STK672-4** avalanche mode, described below to PdAVex described above.

When using this IC without a fin, always check for temperature increases in the set, because the HIC substrate temperature, T_c , varies due to effects of convection around the HIC.

[Calculating the average power loss, PAVL, during avalanche mode]

The allowable avalanche energy, EAVL, during fixed current chopping operation is represented by Equation (3-2) used to find the average power loss, PAVL, during avalanche mode that is calculated by multiplying Equation (3-1) by the chopping frequency.

fc: Hz units (input MAX PWM frequency when using the STK672-4** series.)

Be sure to actually operate an STK672-4** series and substitute values found when observing operations on an oscilloscope for V_{DSS} , $IAVL$, and $tAVL$.


The sum of PAVL values for each excitation mode is multiplied by the constants given below and added to the average internal HIC loss equation, except in the case of 2-phase excitation.

1-2 excitation mode and higher; $PAVL(1)=0.7 \times PAVL$ (4-13)


During 2-phase excitation and motor hold: $PAVL(1)=1 \times PAVL$(4-14)

STK672-442B-E


STK672-442B-E Output saturation voltage, Vsat - Output current, IOH



STK672-442B-E Forward voltage, Vdf -Output current, IOH



Substrate temperature rise, ΔT_c (no heat sink) - Internal average power dissipation, PdAV



5. Thermal design

[Operating range in which a heat sink is not used]

Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.

The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to “Calculating Internal HIC Loss for the STK672-442B-E”.

Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations,




Figure 1 Motor Current Timing

T1: Motor rotation operation time

T2: Motor hold operation time

T3: Motor current off time

T2 may be reduced, depending on the application.

T0: Single repeated motor operating cycle

I_O1 and I_O2: Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form.

Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.

$$PdAV = (T1 \times P1 + T2 \times P2 + T3 \times 0) \div T0 \quad \text{--- (I)}$$

(Here, P1 is the PdAV for I_O1 and P2 is the PdAV for I_O2)

If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is 60°C or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.

[Operating range in which a heat sink is used]

Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of θ_{c-a} in Equation (II) below and the graph depicted in Figure 3.



$$\theta_{c-a} = (Tc_{max} - Ta) \div PdAV \quad \text{--- (II)}$$

Tc max: Maximum operating substrate temperature = 105°C

Ta: HIC ambient temperature

Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is 105°C or less.


The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation. To add the loss during avalanche operations, be sure to add Equation (3-2), “Allowable STK672-4** Avalanche Energy Value”, to PdAV.

Figure 2 Substrate temperature rise, ΔT_c - Internal average power dissipation, PdAVFigure 3 Heat sink area (Board thickness: 2mm) - θ_{c-a} 

6. Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta

Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink. The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta. Power loss of up to 2.8W is allowable at $T_a=25^{\circ}\text{C}$, and of up to 1.5W at $T_a=60^{\circ}\text{C}$.
* The package thermal resistance $\theta_{\text{c-a}}$ is 28.6°C/W .

Allowable power dissipation, PdPK (no heat sink) - Ambient temperature, Ta



7. Other Notes on Use

In addition to the “Notes” indicated in the Sample Application Circuit, care should also be given to the following contents during use.

(1) Allowable operating range

Operation of this product assumes use within the allowable operating range. If a supply voltage or an input voltage outside the allowable operating range is applied, an overvoltage may damage the internal control IC or the MOSFET.

If a voltage application mode that exceeds the allowable operating range is anticipated, connect a fuse or take other measures to cut off power supply to the product.

(2) Input pins

If the input pins are connected directly to the PC board connectors, electrostatic discharge or other overvoltage outside the specified range may be applied from the connectors and may damage the product. Current generated by this overvoltage can be suppressed to effectively prevent damage by inserting 100Ω to 1kΩ resistors in lines connected to the input pins.


Take measures such as inserting resistors in lines connected to the input pins.

(3) Power connectors

If the motor power supply VCC is applied by mistake without connecting the GND part of the power connector when the product is operated, such as for test purposes, an overcurrent flows through the VCC decoupling capacitor, C1, to the parasitic diode between the VDD of the internal control IC and GND, and may damage the power supply pin block of the internal control IC.

To prevent damage in this case, connect a 10Ω resistor to the VDD pin, or insert a diode between the VCC decoupling capacitor C1 GND and the VDD pin.

Overcurrent protection measure: Insert a resistor.




(4) Input Signal Lines

- 1) Do not use an IC socket to mount the driver, and instead solder the driver directly to the PC board to minimize fluctuations in the GND potential due to the influence of the resistance component and inductance component of the GND pattern wiring.
- 2) To reduce noise caused by electromagnetic induction to small signal lines, do not design small signal lines (sensor signal lines, and 5V or 3.3V power supply signal lines) that run parallel in close proximity to the motor output line A (Pin 4), AB (Pin 5), B (Pin 3), or BB (Pin 1) phases.

(5) When mounting multiple drivers on a single PC board

When mounting multiple drivers on a single PC board, the GND design should mount a VCC decoupling capacitor, C1, for each driver to stabilize the GND potential of the other drivers. The key wiring points are as follows.



(6) VCC operating limit

When the output (for example F1) of a 2-phase stepping motor driver is turned OFF, the AB phase back electromotive force eab produced by current flowing to the paired F2 parasitic diode is induced in the F1 side, causing the output voltage VFB to become twice or more the VCC voltage. This is expressed by the following formula.


$$VFB = VCC + eab$$

$$= VCC + VCC + IOH \times RM + Vdf (1.5 V)$$

VCC: Motor supply voltage, IOH: Motor current set by Vref

Vdf: Voltage drop due to F2 parasitic diode and current detection resistor R1, RM: Motor winding resistance value

Using the above formula, make sure that VFB is always less than the MOSFET withstand voltage of 100V. This is because there is a possibility that operating limit of VCC falls below the allowable operating range of 46V, due to the RM and IOH specifications.



The oscillating voltage in excess of VFB is caused by LCRM (inductance, capacitor, resistor, mutual inductance) oscillation that includes micro capacitors C, not present in the circuit. Since M is affected by the motor characteristics, there is some difference in oscillating voltage according to the motor specifications. In addition, constant voltage drive without constant current drive enables motor rotation at $VCC \geq 0V$.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.