



P-Channel Enhancement-Mode Vertical DMOS FET

Features

- ▶ Low threshold (-2.4V max.)
- ▶ High input impedance
- ▶ Low input capacitance
- ▶ Fast switching speeds
- ▶ Low on-resistance
- ▶ Free from secondary breakdown
- ▶ Low input and output leakage

Applications

- ▶ Medical Ultrasound imaging
- ▶ Non-destructive evaluation
- ▶ Solid state relays
- ▶ Telecom switches
- ▶ Logic level interfaces – ideal for TTL and CMOS

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Package Option	BV_{DSS} / BV_{DGS} (V)	$R_{DS(ON)}$ (max) (Ω)	$I_{D(ON)}$ (min) (A)
	3-Lead TO-252 (D-PAK)			
VP5225	VP5225K4	-250	3.0	-2.5


Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	$\pm 20V$
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


* Distance of 1.6mm from case for 10 seconds.

Pin Configuration



3-Lead TO-252 (D-PAK) (K4)

Product Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number

3-Lead TO-252 (D-PAK) (K4)

Thermal Characteristics

Package	I_D (continuous) [†] (mA)	I_D (pulsed) (A)	Power Dissipation @ $T_A = 25^\circ\text{C}$ (W)	θ_{jc} ($^\circ\text{C}/\text{W}$)	θ_{ja} ($^\circ\text{C}/\text{W}$)	I_{DR}^\dagger (mA)	I_{DRM} (A)
3-LeadTO-252 (D-PAK)	645	3.0	2.5 [‡]	6.25	50 [‡]	645	3.0

Notes:

[†] I_D (continuous) is limited by max rated T_j of 150°C .

[‡] Mounted on FR4 board, 25mm x 25mm x 1.57mm



Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	-250	-	-	V	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	4.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -1.0\text{mA}$
I_{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$
I_{DSS}	Zero gate voltage drain current	-	-	-10	μA	$V_{GS} = 0\text{V}, V_{DS} = \text{Max Rating}$
		-	-	-1.0	mA	$V_{DS} = 0.8 \text{ Max Rating}, V_{GS} = 0\text{V}, T_A = 125^\circ\text{C}$
$I_{D(ON)}$	On-state drain current	-2.5	-	-	A	$V_{GS} = -10\text{V}, V_{DS} = -25\text{V}$
$R_{DS(ON)}$	Static drain-to-source on-state resistance	-	-	5.0	Ω	$V_{GS} = -4.5\text{V}, I_D = -250\text{mA}$
		-	-	3.0		$V_{GS} = -10\text{V}, I_D = -1.0\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.7	%/ $^\circ\text{C}$	$V_{GS} = -10\text{V}, I_D = -1.0\text{A}$
G_{FS}	Forward transductance	500	-	-	mmho	$V_{DS} = -25\text{V}, I_D = -200\text{mA}$
C_{ISS}	Input capacitance	-	-	400	pF	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1.0\text{MHz}$
C_{OSS}	Common source output capacitance	-	-	150		
C_{RSS}	Reverse transfer capacitance	-	-	50		
$t_{d(ON)}$	Turn-on delay time	-	-	20	ns	$V_{DD} = -25\text{V}, I_D = -500\text{mA}, R_{GEN} = 25\Omega$
t_r	Rise time	-	-	30		
$t_{d(OFF)}$	Turn-off delay time	-	-	60		
t_f	Fall time	-	-	30		
V_{SD}	Diode forward voltage drop	-	-	-1.8	V	$V_{GS} = 0\text{V}, I_{SD} = -500\text{mA}$
t_{rr}	Reverse recovery time	-	300	-	ns	$V_{GS} = 0\text{V}, I_{SD} = -500\text{mA}$


Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300 μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



3-Lead TO-252 D-PAK Package Outline (K4)



Notes:

1. 4 terminal locations are shown, only 3 are functional. Lead number 2 was removed.

Symbol	A	A1	b	b2	b3	c2	D	D1	E	E1	e	H	L	L1	L2	L3	L4	L5	θ	θ_1			
Dimension (inches)	MIN	.086	-	.025	.030	.195	.018	.235	.205	.250	.170	.090 BSC	.370	.055	.108 REF	.020 BSC	.035	-	.045	0°	0°		
	NOM	-	-	-	-	-	.240	-	-	-	-		-	.060			-	-	-	-	-	-	-
	MAX	.094	.005	.035	.045	.215	.035	.245	-	.265	-		.410	.070			-	-	.050	.040	.060	10°	15°

JEDEC Registration TO-252, Variation AA, Issue E, June 2004.

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.