# RICOH |

# R3118x SERIES

### LOW VOLTAGE DETECTOR with individual SENSE pin and delay function

NO.EA-242-111104

### **OUTLINE**

The R3118x series are CMOS-based voltage detector ICs with individual sense pin, high detector threshold accuracy and delay time, and ultra-low supply current, which can be operated at an extremely low voltage and is used for system reset as an example.

Each of these ICs consists of a voltage reference unit, a hysteresis comparator, resistors net for detector threshold setting, an output driver transistor, and a delay circuit.

V<sub>DD</sub> supply pin for the IC and voltage supervisory sense pin are individual, therefore the output pin can keep "L" level even if the sense pin voltage is going down to 0V, or there is no indefinite range for the sense pin.

Since a delay circuit is built-in, by connecting an external capacitor, any output delay time can be set. In the R3118x series, detector released delay time can be set, and detector delay time is not influenced by the external capacitor for the delay time.

The detector threshold is fixed with high accuracy internally and does not require any adjustment.

The tolerance of the detector threshold is ±22.5mV (-V<sub>DET\_S</sub><1.6V) or ±1.5% (-V<sub>DET\_S</sub>≥1.6V).

Minimum detector threshold voltage is 0.6V, ultra low voltage detector threshold can be set.

Output delay time for the detector release can be set with high accuracy. The tolerance of the IC side is  $\pm 30\%$ .

Two output types, Nch open drain type and CMOS type are available. If the sense pin voltage becomes to equal or lower than the detector threshold voltage, the output voltage becomes "L", and if the sense pin voltage becomes to released voltage, the output voltage becomes "H" after the set delay time.

Three types of packages, SOT-23-5, SC-88A, and DFN(PLP)1212-6 are available.

#### FEATURES\*

Supply Current	Typ. 0.4μA (Vsense≥+Vdet, Vdd=6V)
	Consumption current through SENSE pin is not included.
Operating Voltage Range	1.0V to 6.0V (-40°C≤Topt≤85°C)
Detector Threshold Range	0.6V to 5.0V (0.1V steps)
	(For other voltages, please refer to MARK INFORMATIONS.)
Accuracy Detector Threshold	±1.5% (-Vdet_s≥1.6V), ±22.5mV (-Vdet_s<1.6V)
• Temperature-Drift Coefficient of Detector Threshold	Typ. ±30ppm/°C
Accuracy Detector Released	±30%
Temperature-Drift Coefficient of Detector Released.	Typ. ±0.16ppm/°C
Output Types	Nch Open Drain and CMOS
Packages	DFN(PLP)1212-6, SC-88A , SOT-23-5
	. Tant-OFOO contage of boundary maked

\* Topt=25°C, unless otherwise noted.


#### **APPLICATIONS**

- · CPU and Logic Circuit Reset
- · Battery Checker
- Window Comparator / Level discrimination
- · Battery Back-up Circuit
- Power Failure Detector

# **BLOCK DIAGRAMS**

# Nch Open Drain Output (R3118xxxxA)

#### CMOS Output (R3118xxxxC)



# **SELECTION GUIDE**

The package type, the detector threshold, the output type and the taping type for the ICs can be selected at the users' request.


Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
R3118Kxx1*-TR	DFN(PLP)1212-6	5,000 pcs	Yes	Yes
R3118Qxx2*-TR-FE	SC-88A	3,000 pcs	Yes	Yes
R3118Nxx1*-TR-FE	SOT-23-5	3,000 pcs	Yes	Yes


xx: The detector threshold can be designated in the range from 0.6V(06) to 5.0V(50) in 0.1V steps. (For other voltages, please refer to MARK INFORMATIONS.)


- \* : Designation of Output Type
  - (A) Nch Open Drain
  - (C) CMOS


# **PIN CONFIGURATIONS**

#### • DFN(PLP)1212-6









# **PIN DESCRIPTIONS**

# • DFN(PLP)1212-6

Pin No.	Symbol	Description				
1	SENSE	Voltage Detector Voltage Sense Pin				
2	GND	Ground Pin				
3	С	Pin for External Capacitor (for setting output delay)				
4	V <sub>DD</sub>	Input Pin				
5	NC	No Connection				
6	<b>D</b> оит	Output Pin ("L" at detection)				

#### • SC-88A

Pin No.	Symbol	Description			
1	<b>D</b> оит	Output Pin ("L" at detection)			
2	GND	Ground Pin			
3	$V_{DD}$	Input Pin			
4	CD	Pin for External Capacitor (for setting output delay)			
5	SENSE	Voltage Detector Voltage Sense Pin			

#### • SOT-23-5

Pin No.	Symbol	Description				
1	<b>D</b> оит	Output Pin ("L" at detection)				
2	V <sub>DD</sub>	Input Pin				
3	GND	Ground Pin				
4	С	Pin for External Capacitor (for setting output delay)				
5	SENSE	Voltage Detector Voltage Sense Pin				

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Item	Rating	Unit	
V <sub>DD</sub>	Supply Voltage	-0.3 to 7.0	V	
Vsense	SENSE Pin Voltage	-0.3 to 7.0	V	
V <sub>DOUT</sub>	Output Voltage (Nch Open Drain Output)	-0.3 to 7.0	V	
<b>V</b> DO01	Output Voltage (CMOS Output)	−0.3 to V <sub>DD</sub> +0.3	v	
Іроит	Output Current Nch Driver (Sink Current)	20	mA	
IDOUT	Output Current Pch Driver (Source Current)	-5	111/4	
	Power Dissipation (DFN(PLP)1212-6) *	400		
Po	Power Dissipation (SC-88A)*	Power Dissipation (SC-88A)* 380		
	Power Dissipation (SOT-23-5) *	420		
Topt	Operating Temperature Range	-40 to 85	°C	
Tstg	Storage Temperature Range	–55 to 125	°C	

<sup>\*)</sup> For Power Dissipation, please refer to PACKAGE INFORMATION.

#### **ABSOLUTE MAXIMUM RATINGS**

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause the permanent damages and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

# **ELECTRICAL CHARACTERISTICS**

#### • R3118xxxxA/C

values indicate −40°C≤Topt≤85°C, -V<sub>DET\_S</sub> means set detector threshold, V<sub>DD</sub>=1V to 6V, unless otherwise noted.

Topt=25°C

Symbol	Item	Conditions		Min.	Тур.	Max.	Unit
VDD	Operating Voltage			1		6	V
	-V <sub>DET</sub> Detector Threshold	-V <sub>DET</sub> s <1.6V	Topt=25°C	-V <sub>DET_S</sub> -0.0225	-V <sub>DET_</sub> s	-V <sub>DET_S</sub> +0.0225	
Voca		-VDEI_S ~ 1.0 V	–40°C≤Topt≤85°C	-V <sub>DET_S</sub> -0.0375	-VDET_S	-V <sub>DET_S</sub> +0.0375	V
-VDET		-V <sub>DET</sub> s≥1.6V	Topt=25°C	-V <sub>DET_</sub> s × 0.985	-VDET_S	-V <sub>DET_S</sub> × 1.015	v
		-40°C≤Topt≤85°C	-V <sub>DET_</sub> s × 0.975	-VDET_S	-V <sub>DET_</sub> s × 1.025		
Vuve	V <sub>HYS</sub> Detector threshold Hysteresis Topt=25°C  -40°C≤Topt≤85°C			-V <sub>DET_</sub> s × 0.040	-V <sub>DET_</sub> s × 0.055	-V <sub>DET_</sub> s × 0.070	V
Hysteresis			5°C	-V <sub>DET_S</sub> × 0.035	-V <sub>DET_</sub> s × 0.055	-V <sub>DET_S</sub> × 0.075	ľ

Symbol	Item	Conditions		Min.	Тур.	Max.	Unit
Iss	Supply Current *1	VSENSE=0V, \	/ <sub>DD</sub> =6V		0.480	1.450	
188	Supply Current	VSENSE=6V, \	/ <sub>DD</sub> =6V		0.400	1.200	μΑ
RSENSE	Sense Resistor	VSENSE=6V, \	/ <sub>DD</sub> =6V	9	34	58	$M\Omega$
			VDD=1V, VDOUT=0.1V	0.150			
			V <sub>DD</sub> =3V, V <sub>DOUT</sub> =0.1V	0.550			
		Nch	V <sub>DD</sub> =5V, V <sub>DOUT</sub> =0.1V	0.850			mA
ı		Vsense=0V	V <sub>DD</sub> =1V, V <sub>DOUT</sub> =0.4V	0.400			IIIA
Іроит	Output Current (Driver Output Pin)		V <sub>DD</sub> =3V, V <sub>DOUT</sub> =0.4V	2.100			
	(Briver Output Firi)		VDD=5V, VDOUT=0.4V	3.300			
		D . *2	V <sub>DD</sub> =1V, V <sub>DOUT</sub> =0.9V	6			
		Pch <sup>*2</sup> V <sub>SENSE</sub> =6V	VDD=3V, VDOUT=2.9V	30			μΑ
			V SENSE—U V	V <sub>DD</sub> =5V, V <sub>DOUT</sub> =4.9V	45		
I <sub>LEAK</sub>	Nch Driver Leakage Current *3	Vsense=6V, \	VSENSE=6V, VDD=6V, VDOUT=6V			80	nA
		VSENSE=6V, \	/ <sub>DD</sub> =1V, V <sub>CD</sub> =0.4V	2.200		6.200	
RDIS CD pin Discharge Tr. On Resistance		Vsense=6V, Vdd=3V, Vcd=0.4V		0.400		1.250	kΩ
On redictance	On resistance	Vsense=6V, Vdd=5V, Vdd=0.4V		0.250		0.800	
treset	Detect Output Delay Time *4	Topt=25°C			80		μS
4	Release Output			70	100	130	ma
<b>t</b> delay	Delay Time *5	_40°C≤Topt≤85°C		65	100	145	ms

All of unit are tested and specified under load conditions such that Topt=25°C except for Detector Threshold Temperature Coefficient, Detector Output Delay Time and Release Output Delay Time.


- \*1: Consumption current through SENSE pin is not included.
- \*2: In case of CMOS type
- \*3: In case of Nch Open Drain type
- \*4: In the case of CMOS output type: In the case that a 0.022μF capacitor is connected to the C<sub>D</sub> pin, the time interval from forcing pulsive voltage between -V<sub>DET\_S</sub>×1.155V and -V<sub>DET\_S</sub>×0.9 to SENSE pin, to when the output voltage of the D<sub>OUT</sub> pin will reach from "H" to V<sub>DD</sub>/2.
  - In the case of Nch Open drain output type: In the case that a  $0.022\mu\text{F}$  capacitor is connected to the  $C_D$  pin and the  $D_{\text{OUT}}$  pin is pulled up to 5V with  $470k\Omega$ , the time interval from forcing pulsive voltage between  $-V_{\text{DET\_S}} \times 1.155V$  and  $-V_{\text{DET\_S}} \times 0.9V$  to SENSE pin, to when the output voltage reaches from "H" to 2.5V.
- \*5: In the case of CMOS output type: In the case that a 0.022μF capacitor is connected to the C<sub>D</sub> pin, the time interval from forcing pulsive voltage between -V<sub>DET\_S</sub>×0.9 and -V<sub>DET\_S</sub>×1.155V to SENSE pin, to when the output voltage of the D<sub>OUT</sub> pin will reach from "L" to V<sub>DD</sub>/2.
  - In the case of Nch Open drain output type: In the case that a  $0.022\mu\text{F}$  capacitor is connected to the  $C_D$  pin and the  $D_{\text{OUT}}$  pin is pulled up to 5V with  $470k\Omega$ , the time interval from forcing pulsive voltage between  $-V_{\text{DET\_S}} \times 0.9V$  and  $-V_{\text{DET\_S}} \times 1.155V$  to SENSE pin, to when the output voltage reaches from "L" to 2.5V.

#### RECOMMENDED OPERATING CONDITIONS (ELECTRICAL CHARACTERISTICS)


All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if when they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.



# **TIMING CHART**



# **DESCRIPTION OF OUTPUT DELAY OPERATION**



**Output Delay Operation Diagram** 

#### **DEFINITION OF OUTPUT DELAY TIME**

A higher voltage than the released voltage is forced to the SENSE pin, charge to the capacitor connected to  $C_D$  pin is started, then the  $C_D$  pin voltage increases. Until  $C_D$  pin voltage reaches to  $C_D$  pin threshold voltage, the output of  $D_{OUT}$  pin voltage keeps "L", then when  $C_D$  pin voltage is higher than  $C_D$  pin threshold voltage, the  $D_{OUT}$  pin voltage changes from "L" to "H". The released output delay time means the time interval from when the released voltage threshold or more voltage level is forced to SENSE pin to when  $D_{OUT}$  voltage changes from "L" to "H".

When the voltage of Dout pin reverses from "L" to "H", the discharge of the external capacitor connected to CD pin starts. Therefore, the time interval from when the voltage lower than the detector threshold is forced to SENSE pin, to when the output voltage reverses from "H" to "L", or detector output delay time is constant and independent from the external capacitance value.

\*1. After the Dout pin voltage reverses from "L" to "H", if a voltage lower than the detector threshold is forced to SENSE pin before the capacitor connected to CD pin is discharged, delay time will increase. The time interval (tDIS) from when the capacitor connected to CD pin is discharged completely to when the capacitor is charged to a certain CD pin voltage (described as VCD herein) can be calculated by power supply voltage (VDD), external capacitance (CD), on resistance of the CD pin discharge transistor (RDIS) as in the next formula:

$$t_{DIS} = -R_{DIS} \times C_{D} \times In(V_{CD}/V_{DD} \times 0.45))$$

- \*2. During the released delay operation, only a small current will charge the external capacitor connected to C<sub>D</sub> pin. If the leakage current between C<sub>D</sub> pin and GND is large, the released delay time may increase or the detector may not be released.
- \*3. During the released delay operation, if the V<sub>DD</sub> pin voltage varies, the released output delay time will be also shift.


#### How to calculate the released output delay time

The release output delay time ( $t_{delay}$ ) can be calculated as in the next formula with an external capacitance value ( $C_D$ ):


$$t_{delay}(s)=4.545\times10^{6}\times C_{D}(F)$$

#### **OPERATION**

#### • Operation of R3118xxxxA




#### Block diagram with an external capacitor (R3118xxxxA)




#### • Explanation of operation

- Step 1. The output voltage is equal to the pull-up voltage.
- Step 2. At Point "A", Vref ≤ V<sub>SENSE</sub>×(Rb+Rc)/(Ra+Rb+Rc) is true, as a result, the output of comparator is reversed from "L" to "H", therefore the output voltage becomes the GND level. The voltage level of Point A means a detector threshold voltage (-V<sub>DET</sub>). (When the supply voltage is lower than the minimum operating voltage, the operation of the output transistor becomes indefinite. The output voltage is equal to the GND level.)
- Step 3. At Point "B", V<sub>ref</sub> ≤ V<sub>SENSE</sub>×Rb/(Ra+Rb) is true, as a result, the output of comparator is reversed from "H" to "L", then the output voltage is equal to the pull-up voltage. The voltage level of Point B means a released voltage (+V<sub>DET</sub>).
- \*) The difference between a released voltage and a detector threshold voltage is a detector threshold hysteresis.

#### Operation of R3118xxxxC



#### Block diagram with an external capacitor (R3118xxxxC)



Step	1	2	3	
Comparat Pin Input V	I	II	_	
Comparator	L	Н	L	
Tr.1	OFF	ON	OFF	
Output Tr	Pch	ON	OFF	ON
Output Tr.	Nch	OFF	ON	OFF

$$I = \frac{Rb + RC}{Ra + Rb + Rc} \times V_{SENSE}$$


$$II = \frac{Rb}{Ra + Rb} \times V_{SENSE}$$

#### **Operation Diagram**


#### Explanation of operation


- Step 1. The output voltage is equal to the supply voltage (VDD).
- Step 2. At Point "A", V<sub>ref</sub> ≥ V<sub>SENSE</sub>×(Rb+Rc)/(Ra+Rb+Rc) is true, as a result, the output of comparator is reversed from "L" to "H", therefore the output voltage becomes the GND level. The voltage level of Point A means a detector threshold voltage (-V<sub>DET</sub>). (When the supply voltage is lower than the minimum operating voltage, the operation of the output transistor becomes indefinite. The output voltage is equal to the GND level.)
- Step 3. At Point "B", V<sub>ref</sub> ≤ V<sub>SENSE</sub>×Rb/(Ra+Rb) is true, as a result, the output of comparator is reversed from "H" to "L", then the output voltage is equal to the supply voltage (V<sub>DD</sub>). The voltage level of Point B means a released voltage (+V<sub>DET</sub>).
- \*) The difference between a released voltage and a detector threshold voltage is a detector threshold hysteresis.

• In case of the SENSE pin voltage is forced after the VDD pin voltage is forced.



If a power supply (in the range from 1V to 6V) is forced to  $V_{DD}$  pin and a voltage is forced to SENSE pin, when the SENSE pin voltage is less than released voltage + $V_{DET}$ ,  $D_{OUT}$  pin becomes "L". When the SENSE pin voltage is equal or more than the released voltage + $V_{DET}$ ,  $D_{OUT}$  pin becomes "H".






In the case of the SENSE pin voltage is less than released voltage  $+V_{DET}$ , when the  $V_{DD}$  pin voltage becomes to 1V or more, "L" output of  $D_{OUT}$  is determined. In case of the SENSE pin voltage is equal or more than the released voltage  $+V_{DET}$ , when the  $V_{DD}$  pin voltage becomes to 1V or more, "H" output of  $D_{OUT}$  is determined.


\*) If the turn on speed of the supply voltage of the  $V_{DD}$  pin up to 1V is slower than the 1V/s, connect  $0.001\mu F$  or more capacitor to  $C_D$  pin, otherwise, the output of  $D_{OUT}$  pin may indefinite.

# **TYPICAL APPLICATION**


- R3118xxxxA CPU Reset Circuit (Nch Open Drain Output)
- (1)  $V_{DD}$  pin Voltage to R3118xxxxA is equal to  $V_{DD}$  pin Voltage to CPU




(2)  $V_{DD}$  pin Voltage to R3118xxxxA is unequal to  $V_{DD}$  pin Voltage to CPU




• R3118xxxxC CPU Reset Circuit (CMOS Output)




# **TEST CIRCUITS**




**Supply Current Test Circuit** 




**Detector Threshold Test Circuit**(Pull-up circuit is not necessary for CMOS Output type.)





Nch/Pch Driver Output Current Test Circuit CD pin Discharge Transistor On resistance Test Circuit




Detect output delay time/Release output delay time Test Circuit

(Pull-up circuit is not necessary for CMOS Output type.)


# **TYPICAL CHARACTERISTICS**

### 1) Supply Current vs. Supply Voltage


#### R3118xxxxA/C (Vsense=0V)




#### R3118xxxxA/C (Vsense=6V)




# 2) Detector Threshold vs. Temperature R3118x06xA/C (V<sub>DD</sub>=5.3V)



R3118x27xA/C (VDD=5.3V)




#### R3118x50xA/C (VDD=5.3V)




#### 3) Detector Threshold vs. Supply Voltage


#### R3118x06xA/C





#### R3118x27xA/C




#### R3118x50xA/C








#### R3118x27xA/C (VDD=5.3V)




#### R3118x

#### R3118x50xA/C (VDD=5.3V)




#### 5) Hysteresis vs. Supply Voltage


#### R3118x06xA/C



#### R3118x27xA/C



#### R3118x50xA/C




#### **6) Output Voltage vs. SENSE Voltage** (Dout pin is pulled up to Vpp pin via 470kΩ.)


#### R3118x06xA/C

# VDD=1V VDD=3V VDD=5V VDD=5V VDD=5V VDD=5V VDD=5V VDD=5V VDD=5V


#### R3118x27xA/C




R3118x50xA/C




# 7) Nch Driver Output Current vs. Supply Voltage R3118xxxxA/C (VDOUT=0.4V)




### 8) Nch Driver Output Current vs. Output Voltage R3118xxxxA/C




# 9) Pch Driver Output Current vs. Supply Voltage R3118xxxxA/C (VDOUT=VDD-0.1V)




# 10) Pch Driver Output current vs. Output voltage R3118xxxxA/C




# 11) C<sub>D</sub> pin Discharge Tr. On Resistance vs. Supply Voltage R3118xxxxA/C (V<sub>CD</sub>=0.4V)




# 12) C<sub>D</sub> pin Discharge Transistor On Resistance vs. C<sub>D</sub> pin voltage R3118xxxxA/C




# 13) Release Output Delay Time vs. Temperature R3118xxxxA/C (V<sub>DD</sub>=4V, C<sub>D</sub>=0.022μF)




# 14) Release Output Delay Time vs. Supply Voltage R3118xxxxA/C (C₀=0.022μF)




# 15) Detect Output Delay Time/Release Output Delay Time vs. C<sub>D</sub> pin External Capacitance R3118xxxxA/C (V<sub>DD</sub>=4V)




#### 16) Detect Output Delay time vs. Over-drive Voltage






The pulse shorter than the detect output delay time cannot be detected, and "L" does not output from Dout pin.


#### 17) Release Output Delay time vs. Over-drive Voltage







#### R3118x50xA/C (C<sub>D</sub>=none)



- · If the pulse is shorter than the output release delay time, the R3118 cannot be released and "H" does not output from Dout pin.
- · If the attachment capacitor for C<sub>D</sub> pin for setting a delay time is too small and the difference between the released voltage threshold and the actual released voltage is too small or the slope for rising voltage of the SENSE pin is too slow, the output delay time tolerance will be worse.
- Ex. Attachment capacitor= $0.0001\mu F$ , Released voltage threshold=4.725V, Actual released voltage=4.75V In this case, the calculated delay time=0.4545ms, however, over-drive voltage is only 25mV. Therefore, the actual delay time will be approximately 2.4545ms. If the attachment capacitor= $0.001\mu F$  and other conditions are same as above, the calculated delay time=4.545ms, and the actual delay time will be approximately 6.545ms. If the attachment capacitor= $0.01\mu F$  and other conditions are same as above, the calculated delay time=45.45ms, and the actual delay time will be approximately 47.45ms.


#### **TECHNICAL NOTES**

When R3118xxxxA/C is used in the circuit as SENSE pin and  $V_{DD}$  pin are connected each other such as in Fig. A, if the value of R1 is set excessively large, the dropdown voltage caused by the consumption current of IC itself, may vary the detector threshold and the released voltage. Also, if the value of R1 is set excessively large, there may cause oscillation generated by cross conduction current with released operation. If the R1 value is more than  $V_{HYS}/0.25(k\Omega)$ , the detector may not released.

In the case that the R3118xxxxA/C is used in the circuit as SENSE pin and  $V_{DD}$  pin are connected each other such as in Fig.B, if the value of R1 is set excessively large, there may cause the shift of released output delay time or oscillation generated by the cross conduction current with released operation.

In the case that the R3118xxxxA is used in the circuit such as in Fig.C, if R1 value is small, Dout pin voltage at detector may rise. In the case that the R3118xxxxC is used in the circuit such as in Fig.C, current may flow from VDD pin to Dout pin, or from Dout pin to VDD pin.

In the case that the R3118xxxxC is used in the circuit such as in Fig.D, if R1 value is small, Dou⊤ pin voltage at release may drop.





- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
- 3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
- 4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, firecontainment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. Anti-radiation design is not implemented in the products described in this document.
- 8. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

# RICOH COMPANY., LTD. Electronic Devices Company



■Ricoh presented with the Japan Management Quality Award for 1999. Ricoh continually strives to promote customer satisfaction, and shares the achievements of its management quality improvement program with people and society



■Ricoh awarded ISO 14001 certification.

The Ricoh Group was awarded ISO 14001 certification, which is an international standard for environmental management systems, at both its domestic and overseas production facilities. Our current aim is to obtain ISO 14001 certification for all of our business offices.

# http://www.ricoh.com/LSI/

RICOH COMPANY, LTD. **Electronic Devices Company** 

 Higashi-Shinagawa Office (International Sales) 3-32-3, Higashi-Shinagawa, Shinagawa-ku, Tokyo 14 Phone: +81-3-5479-2857 Fax: +81-3-5479-0502

RICOH EUROPE (NETHERLANDS) B.V.

 Semiconductor Support Centre
 Prof. W.H.Keesomlaan 1, 1183 DL Amstelveen, The Netherlands Prof. W.H.Keesomlaan 1, 1183 DL Amstelveen, The P.O.Box 114, 1180 AC Amstelveen Phone: +31-20-5474-309 Fax: +31-20-5474-791

RICOH ELECTRONIC DEVICES KOREA Co., Ltd. 11 floor, Haesung 1 building, 942, Daechidong, Gangnamgu, Seoul, Kore Phone: +82-2-2135-5700 Fax: +82-2-2135-5705

RICOH ELECTRONIC DEVICES SHANGHAI Co., Ltd. Room403, No.2 Building, 690#Bi Bo Road, Pu Dong New district, Shanghai 201203, People's Republic of China Phone: +86-21-5027-3200 Fax: +86-21-5027-3299

RICOH COMPANY, LTD. Electronic Devices Company Taipei office

Room109, 10F-1, No.51, Hengyang Rd., Taipei City, Taiwan (R.O.C.) Phone: +886-2-2313-1621/1622 Fax: +886-2-2313-1623



Ricoh completed the organization of the Lead-free production for all of our products. After Apr. 1, 2006, we will ship out the lead free products only. Thus, all products that will be shipped from now on comply with RoHS Directive.