## SONY


# ICX658ALA

## Diagonal 6mm (Type 1/3) CCD Image Sensor for EIA B/W Video Cameras

#### **Description**


The ICX658ALA is an interline CCD solid-state image sensor suitable for EIA B/W video cameras with a diagonal 6mm (Type 1/3) system. Compared with the current product ICX258AL, near infrared sensitivity is improved drastically by the advance of EXview HAD CCD technology.

This chip features a field period readout system and an electronic shutter with variable chargestorage time.



#### **Features**

- Sensitivity in near infrared light region (+4.5dB compared with the ICX258AL, λ = 950nm)
- High sensitivity (+2.5dB compared with the ICX258AL, no IR cut filter)
- High S/N
- · High resolution and low dark current
- Excellent antiblooming characteristics
- Continuous variable-speed shutter
- No voltage adjustment (Reset gate and substrate bias need no adjustment.)
- Reset gate: 5V drive
- Horizontal register: 5V drive



Optical black position (Top View)

#### **Device Structure**

• Interline CCD image sensor

• Image size: Diagonal 6mm (Type 1/3)

• Number of effective pixels: 768 (H)  $\times$  494 (V) approx. 380K pixels • Total number of pixels: 811 (H)  $\times$  508 (V) approx. 410K pixels

• Chip size: 6.00mm (H)  $\times$  4.96mm (V) • Unit cell size: 6.35 $\mu$ m (H)  $\times$  7.40 $\mu$ m (V)

Optical black: Horizontal (H) direction: Front 3 pixels, rear 40 pixels

Vertical (V) direction: Front 12 pixels, rear 2 pixels

• Number of dummy bits: Horizontal 22

Vertical 1 (even fields only)

Substrate material: Silicon

## EXview HAD CCD<sub>TM</sub>

\* EXview HAD CCD is a trademark of Sony Corporation.

EXview HAD CCD is a CCD that drastically improves light efficiency by including near infrared light region as a basic structure of HAD (Hole-Accumulation-Diode) sensor.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

#### USE RESTRICTION NOTICE (December 1, 2003 ver.)

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

• Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### **Governing Law**


• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

#### **Oher Applicable Terms and Conditions**

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

## **Block Diagram and Pin Configuration**

(Top View)



#### **Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	<b>V</b> ф4	Vertical register transfer clock	9	VDD	Supply voltage
2	Vфз	Vertical register transfer clock	10	GND	GND
3	<b>V</b> ф2	Vertical register transfer clock	11	φSUB	Substrate clock
4	Vф1	Vertical register transfer clock	12	VL	Protective transistor bias
5	GND	GND	13	φRG	Reset gate clock
6	NC		14	NC	
7	NC		15	Нф1	Horizontal register transfer clock
8	Vout	Signal output	16	Нф2	Horizontal register transfer clock

## **Absolute Maximum Ratings**

	Item	Ratings	Unit	Remarks		
	Vdd, Vout, φRG – φSUB	-40 to +8	V			
A main at a CUID	$V\phi_1$ , $V\phi_3 - \phi SUB$	-50 to +15	V			
Against	$V\phi_2$ , $V\phi_4$ , $VL-\phi SUB$	-50 to +0.3	V			
	Hφ1, Hφ2, GND – φSUB	-40 to +0.3	V			
	Vdd, Vout, фRG – GND	-0.3 to +20	V			
Against GND	$V\phi_1, V\phi_2, V\phi_3, V\phi_4 - GND$	-10 to +18	V			
	Hφ1, Hφ2 – GND	-10 to +6	V			
Against V	Vφ1, Vφ3 – VL	-0.3 to +28	V			
Against V∟	Vφ2, Vφ4, Hφ1, Hφ2, GND – VL	-0.3 to +15	V			
	Voltage difference between vertical clock input pins	to +15	V	*1		
Between input clock pins	Hφ1 – Hφ2	–6 to +6	V			
, p	Hφ1, Hφ2 – Vφ4	-14 to +14	V			
Storage temperature	-30 to +80	°C				
Operating temperatur	Operating temperature					

<sup>\*1 +24</sup>V (Max.) when clock width < 10 $\mu$ s, clock duty factor < 0.1%.

#### **Bias Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	14.55	15.0	15.45	V	
Protective transistor bias	VL		*1			
Substrate clock	φSUB		*2			
Reset gate clock	φRG		*2			

<sup>\*1</sup> V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same power supply as the V<sub>L</sub> power supply for the V driver should be used.

#### **DC Characteristics**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD		4	6	mA	


#### **Clock Voltage Conditions**


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	VvT	14.55	15.0	15.45	V	1	
	VvH1, VvH2	-0.05	0	0.05	V	2	$V_{VH} = (V_{VH1} + V_{VH2})/2$
	VvH3, VvH4	-0.2	0	0.05	V	2	
	VVL1, VVL2, VVL3, VVL4	-8.0	-7.0	-6.5	V	2	Vvl = (Vvl3 + Vvl4)/2
	Vφv	6.3	7.0	8.05	V	2	$V\phi V = VVHN - VVLN (n = 1 to 4)$
Vertical transfer clock	Vvнз — $V$ vн	-0.25		0.1	V	2	
voltage	VvH4 — VvH	-0.25		0.1	V	2	
	Vvнн			0.3	V	2	High-level coupling
	Vvhl			0.3	V	2	High-level coupling
	VVLH			0.3	V	2	Low-level coupling
	VVLL			0.3	V	2	Low-level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	VHL	-0.05	0	0.05	V	3	
Reset gate clock	V¢RG	4.5	5.0	5.5	٧	4	Input through 0.1µF capacitance
voltage	Vrglh – Vrgll			0.4	V	4	Low-level coupling
	VRGL — VRGLm			0.5	V	4	Low-level coupling
Substrate clock voltage	Vфsub	21.0	22.0	23.5	V	5	

<sup>\*2</sup> Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

## **Clock Equivalent Circuit Constant**


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer clock	Сфи1, Сфиз		1200		pF	
and GND	Сфv2, Сфv4		1000		pF	
	СфV12, СфV34		820		pF	
Consoltance between vertical transfer clocks	СфV23, СфV41		330		pF	
Capacitance between vertical transfer clocks	СфV13		100		pF	
	СфV24		100		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		75		pF	
Capacitance between horizontal transfer clocks	Сфнн		22		pF	
Capacitance between reset gate clock and GND	Сфяс		5		pF	
Capacitance between substrate clock and GND	Сфѕив		270		pF	
Ventical transfer alsolves visa vesistar	R1, R3		82		Ω	
Vertical transfer clock series resistor	R2, R4		120		Ω	
Vertical transfer clock ground resistor	RGND		100		Ω	
Horizontal transfer clock series resistor	Rфн		15		Ω	
Reset gate clock series resistor	Rфяg		50		Ω	





Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

#### **Drive Clock Waveform Conditions**

#### (1) Readout clock waveform



#### (2) Vertical transfer clock waveform





VvH = (VvH1 + VvH2)/2


 $V_{VL} = (V_{VL3} + V_{VL4})/2$ 

 $V\phi v = Vvhn - Vvln (n = 1 to 4)$ 

#### (3) Horizontal transfer clock waveform







VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval twh, then:

$$V\phi RG = VRGH - VRGL$$

Negative overshoot level during the falling edge of RG is VRGLm.

#### (5) Substrate clock waveform



## **Clock Switching Characteristics**

	lkana			twh			twl			tr			tf		l lait	Damada
	Item	Symbol	Min.	Тур.	Мах.	Unit	Remarks									
Rea	dout clock	VT	2.3	2.5						0.5			0.5		μs	During readout
Vert cloc	ical transfer k	Vφ1, Vφ2, Vφ3, Vφ4										15		250	ns	*1
송	During	Нф1	26	28.5		26	28.5			6.5	9.5		6.5	9.5	ns	*2
rtal	imaging	Нф2	26	28.5		26	28.5			6.5	9.5		6.5	9.5	115	,
Horizontal transfer clo	During parallel-serial	Нф1		5.38						0.01			0.01		μs	
Ha tra	conversion	Нф2					5.38			0.01			0.01		μο	
Res	et gate clock	φRG	11	13			51			3			3		ns	
Sub	strate clock	φSUB	1.5	1.8							0.5			0.5	μs	When draining charge

<sup>\*1</sup> When vertical transfer clock driver CXD1267AN is used.

<sup>\*2</sup> tf  $\geq$  tr - 2ns, and the cross-point voltage (VcR) for the H $\phi$ 1 rising side of the H $\phi$ 1 and H $\phi$ 2 waveforms must be at least V $\phi$ H/2 [V].

lkom	Cy made al		two		l lmit	Damada	
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	
Horizontal transfer clock	Ηφ1, Ηφ2	22	26		ns	*3	


<sup>\*3</sup> The overlap period for twh and twl of horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  is two.

## **Image Sensor Characteristics**

(Ta = 25°C)

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity 1	S1	880	1100		mV	1	
Sensitivity 2	S2	3400	4300		mV	2	
Saturation signal	Vsat	1000			mV	3	Ta = 60°C
Smear	Sm		-115	-98	dB	4	
Video signal shading	CH			20	%	5	Zone 0 and I
Video signal shading	SH			25	%	5	Zone 0 to II'
Dark signal	Vdt			2	mV	6	Ta = 60°C
Dark signal shading	ΔVdt			1	mV	7	Ta = 60°C
Flicker	F			2	%	8	
Lag	Lag			0.5	%	9	

## **Zone Definition of Video Signal Shading**



#### **Image Sensor Characteristics Measurement Method**

#### Measurement conditions

1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.

2) In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [\*A] in the drive circuit example is used.

#### Operation of standard imaging conditions

#### 1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### 2) Standard imaging condition II:

This indicates the standard imaging condition I with the IR cut filter removed.

#### 3) Standard imaging condition III:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. Sensitivity 1

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs1) at the center of the screen and substitute the value into the following formula.

$$S1 = Vs_1 \times \frac{250}{60} [mV]$$

#### 2. Sensitivity 2

Set to standard imaging condition II. After selecting the electronic shutter mode with a shutter speed of 1/1000s, measure the signal output (Vs2) at the center of the screen and substitute the value into the following formula.

$$S2 = Vs_2 \times \frac{1000}{60} [mV]$$

#### 3. Saturation signal

Set to standard imaging condition III. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 200mV, measure the minimum value of the signal output.

#### 4. Smear

Set to standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value VSm [mV] of the signal output and substitute the value into the following formula.

Sm = 
$$20 \times log \left( \frac{VSm}{200} \times \frac{1}{500} \times \frac{1}{10} \right) [dB] (1/10V \text{ method conversion value}) - 10 -$$

#### 5. Video signal shading

Set to standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 200mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

$$SH = (Vmax - Vmin)/200 \times 100 [\%]$$

#### 6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

#### 7. Dark signal shading

After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

#### 8. Flicker


Set to standard imaging condition III. Adjust the luminous intensity so that the average value of the signal output is 200mV, and then measure the difference in the signal level between fields ( $\Delta$ Vf [mV]). Then substitute the value into the following formula.


$$F = (\Delta Vf/200) \times 100 [\%]$$

#### 9. Lag


Adjust the signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

$$Lag = (Vlag/200) \times 100 [\%]$$








Spectral Sensitivity Characteristics (excludes both lens characteristics and light source characteristics)



## **Sensor Readout Clock Timing Chart**







#### **Notes on Handling**

#### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
   Also use conductive shoes.
- b) When handling directly use a wrist strap.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

#### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


#### 3) Dust and dirt protection

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass plates with the following operation as required before use.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. If dirt is stuck to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity, ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 4) Installing (attaching)


a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, fragments of resin may break off and generate dust.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods. For continuous using under harsh conditions exceeding the normal conditions of use, consult your Sony representative.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- d) This CCD image sensor has sensitivity in the near infrared area. Its focus may not match in the same condition under visible light /near infrared light because of aberration. Incident light component of long wavelength which transmits the silicon substrate may have bad influence upon image.
- e) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of package for structure A.



⊕ 0.3 M

#### PACKAGE STRUCTURE

PACKAGE MATERIAL	Plastic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.90g
DRAWING NUMBER	AS-C2.2-03(E)

## 16 pin DIP (450mil)

1. "A" is the center of the effective image area.

0.25

° to

С

2. The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference.

8

- 3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
- 4. The center of the effective image area relative to "B" and "B" is  $(H, V) = (6.1, 5.7) \pm 0.15$ mm.
- 5. The rotation angle of the effective image area relative to H and V is  $\pm 1^{\circ}$ .
- 6. The height from the bottom "C" to the effective image area is  $1.41 \pm 0.10$ mm. The height from the top of the cover glass "D" to the effective image area is  $1.94 \pm 0.15$ mm.

9 9 9 9 9 9 9

11.6

2-R0.5

- 7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
- 8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
- 9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.