

EVALUATION LABORATORY

Rating Report - Issue 1

Date - 18 September, 2007

Origin - SMR 159/PAR 1319

Total Pages - 13

Provisional Data

Wespack Phase Control Thyristor Types N1366JK080 to N1366JK140

Development Type No.: NX159JK080-140

Author	EL Check/Approval	QA Approval	S & M Approval
S. Carter			

Abstract

The N1366JK080-140 Wespack phase control thyristor range features a 38mm diameter silicon slice (manufacturing reference NLJ) mounted in a low profile, cold welded capsule.

Summary of changes to previous issue.	
Issue 1	First issue – Advance Data

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors Ltd.

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior notice.

Devices with a suffix code (2-letter, 3-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

Contents

Abstract	i
Contents	ii
Absolute Maximum Ratings	1
Characteristics	2
Notes on Ratings and Characteristics	3
1.0 Voltage Grade Table	3
2.0 Extension of Voltage Grades.....	3
3.0 De-rating Factor.....	3
4.0 Repetitive dv/dt.....	3
5.0 Snubber Components.....	3
6.0 Rate of rise of on-state current.....	3
7.0 Gate Drive	3
8.0 Computer Modelling Parameters.....	4
8.1 Device Dissipation Calculations	4
8.2 Calculating V_T using ABCD Coefficients	4
8.3 D.C. Thermal Impedance Calculation	5
9.0 Reverse recovery ratings.....	5
Curves	6
Figure 1 – On-state characteristics of Limit device	6
Figure 2 – Transient thermal impedance.....	6
Figure 3 – Gate Characteristics – Trigger limits	6
Figure 4 – Gate Characteristics – Power Curves	6
Figure 5 – Total Recovered Charge, Q_{rr}	7
Figure 6 – Recovered Charge, Q_{ra} (50% chord).....	7
Figure 7 – Peak Reverse Recovery Current, I_{rrm}	7
Figure 8 – Maximum Recovery Time, t_{rr} (50% chord).....	7
Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave).....	8
Figure 10 – On-state current vs. Heatsink temperature – Double Side Cooled (Sine wave)	8
Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)	8
Figure 12 – On-state current vs. Heatsink temperature – Double Side Cooled (Square wave).....	8
Figure 13 – On-state current vs. Power dissipation – Cathode Side Cooled (Sine wave)	9
Figure 14 – On-state current vs. Heatsink temperature – Cathode Side Cooled (Sine wave)	9
Figure 15 – On-state current vs. Power dissipation – Cathode Side Cooled (Square wave).....	9
Figure 16 – On-state current vs. Heatsink temperature – Cathode Side Cooled (Square wave).....	9
Figure 17 – Maximum surge and I^2t Ratings	10
Outline Drawing & Ordering Information	11

Provisional Data

Wespack Phase Control Thyristor

Types N1366JK080 to N1366JK140

Development Type No.: NX159JK080-140

Absolute Maximum Ratings

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
V_{DRM}	Repetitive peak off-state voltage, (note 1)	800-1400	V
V_{DSM}	Non-repetitive peak off-state voltage, (note 1)	800-1400	V
V_{RRM}	Repetitive peak reverse voltage, (note 1)	800-1400	V
V_{RSM}	Non-repetitive peak reverse voltage, (note 1)	900-1500	V

	OTHER RATINGS	MAXIMUM LIMITS	UNITS
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink}=55^{\circ}C$, (note 2)	1366	A
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink}=85^{\circ}C$, (note 2)	924	A
$I_{T(AV)M}$	Maximum average on-state current, $T_{sink}=85^{\circ}C$, (note 3)	481	A
$I_{T(RMS)M}$	Nominal RMS on-state current, $T_{sink}=25^{\circ}C$, (note 2)	2718	A
$I_{T(D.C.)}$	D.C. on-state current, $T_{sink}=25^{\circ}C$, (note 4)	2304	A
I_{TSM}	Peak non-repetitive surge $t_p=10ms$, $V_{rm}=60\%V_{RRM}$, (note 5)	15.9	kA
I_{TSM2}	Peak non-repetitive surge $t_p=10ms$, $V_{rm}\leq 10V$, (note 5)	17.5	kA
I^2t	I^2t capacity for fusing $t_p=10ms$, $V_{rm}=60\%V_{RRM}$, (note 5)	1.26×10^6	A^2s
I^2t	I^2t capacity for fusing $t_p=10ms$, $V_{rm}\leq 10V$, (note 5)	1.53×10^6	A^2s
$(di/dt)_{cr}$	Critical rate of rise of on-state current (note 6)	(continuous, 50Hz) (repetitive, 50Hz, 60s) (non-repetitive)	100 200 400 A/ μs
V_{RGM}	Peak reverse gate voltage	5	V
$P_{G(AV)}$	Mean forward gate power	4	W
P_{GM}	Peak forward gate power	30	W
$T_{j op}$	Operating temperature range	-40 to +125	$^{\circ}C$
T_{stg}	Storage temperature range	-40 to +150	$^{\circ}C$

Notes:-

- 1) De-rating factor of 0.13% per $^{\circ}C$ is applicable for T_j below $25^{\circ}C$.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Cathode side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave, $125^{\circ}C$ T_j initial.
- 6) $V_D=67\%V_{DRM}$, $I_{TM}=2000A$, $I_{FG}=2A$, $t_r\leq 0.5\mu s$, $T_{case}=125^{\circ}C$.

Characteristics

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
V_{TM}	Maximum peak on-state voltage	-	-	1.45	$I_{TM}=1700A$	V
V_{TM}	Maximum peak on-state voltage	-	-	1.99	$I_{TM}=3700A$	V
V_{T0}	Threshold voltage	-	-	0.985		V
r_T	Slope resistance	-	-	0.270		m Ω
$(dv/dt)_{cr}$	Critical rate of rise of off-state voltage	1000	-	-	$V_D=80\% V_{DRM}$, linear ramp, gate o/c	V/ μs
I_{DRM}	Peak off-state current	-	-	100	Rated V_{DRM}	mA
I_{RRM}	Peak reverse current	-	-	100	Rated V_{RRM}	mA
V_{GT}	Gate trigger voltage	-	-	3.0	$T_j=25^\circ C$ $V_D=10V$, $I_T=3A$	V
I_{GT}	Gate trigger current	-	-	300		mA
V_{GD}	Gate non-trigger voltage	-	-	0.25		V
I_H	Holding current	-	-	1000	$T_j=25^\circ C$	mA
t_{gd}	Gate-controlled turn-on delay time	-	0.5	1.5	$V_D=67\% V_{DRM}$, $I_T=1000A$, $di/dt=10A/\mu s$, $I_{FG}=2A$, $t_r=0.5\mu s$, $T_j=25^\circ C$	μs
t_{gt}	Turn-on time	-	1.0	2.0		μs
Q_{rr}	Recovered charge	-	1600	1750	$I_{TM}=1000A$, $t_p=1000\mu s$, $di/dt=10A/\mu s$, $V_r=50V$	μC
Q_{ra}	Recovered charge, 50% Chord	-	900	-		μC
I_{rr}	Reverse recovery current	-	100	-		A
t_{rr}	Reverse recovery time, 50% Chord	-	18	-		μs
t_q	Turn-off time	-	80	-	$I_{TM}=1000A$, $t_p=1000\mu s$, $di/dt=10A/\mu s$, $V_r=50V$, $V_{dr}=80\% V_{DRM}$, $dV_{dr}/dt=20V/\mu s$	μs
		-	150	-	$I_{TM}=1000A$, $t_p=1000\mu s$, $di/dt=10A/\mu s$, $V_r=50V$, $V_{dr}=80\% V_{DRM}$, $dV_{dr}/dt=200V/\mu s$	
R_{thJK}	Thermal resistance, junction to heatsink	-	-	0.0270	Double side cooled	K/W
		-	-	0.0469	Anode side cooled	K/W
		-	-	0.0636	Cathode side cooled	K/W
F	Mounting force	10	-	20	Note 2.	kN
W_t	Weight	-	135	-		g

Notes:-

- 1) Unless otherwise indicated $T_j=125^\circ C$.
- 2) For other clamp forces, please consult factory.

Notes on Ratings and Characteristics

1.0 Voltage Grade Table

Voltage Grade	V_{DRM} V_{DSM} V_{RRM} V	V_{RSM} V	V_D/V_R DC V
08	800	900	560
10	1000	1100	700
12	1200	1300	810
14	1400	1500	930

2.0 Extension of Voltage Grades

This report is applicable to other voltage grades when supply has been agreed by Sales/Production.

3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for T_j below 25°C.

4.0 Repetitive dv/dt

Standard dv/dt is 1000V/μs.

5.0 Snubber Components


When selecting snubber components, care must be taken not to use excessively large values of snubber capacitor or excessively small values of snubber resistor. Such excessive component values may lead to device damage due to the large resultant values of snubber discharge current. If required, please consult the factory for assistance.

6.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 400A/μs at any time during turn-on on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 200A/μs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

7.0 Gate Drive

The nominal requirement for a typical gate drive is illustrated below. An open circuit voltage of at least 30V is assumed. This gate drive must be applied when using the full di/dt capability of the device.



The magnitude of I_{GM} should be between five and ten times I_{GT} , which is shown on page 2. Its duration (t_{p1}) should be 20μs or sufficient to allow the anode current to reach ten times I_L , whichever is greater. Otherwise, an increase in pulse current could be needed to supply the necessary charge to trigger. The 'back-porch' current I_G should remain flowing for the same duration as the anode current and have a magnitude in the order of 1.5 times I_{GT} .

8.0 Computer Modelling Parameters

8.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_{T0} + \sqrt{V_{T0}^2 + 4 \cdot ff^2 \cdot r_T \cdot W_{AV}}}{2 \cdot ff^2 \cdot r_T}$$

and:

$$W_{AV} = \frac{\Delta T}{R_{th}}$$

$$\Delta T = T_{jmax} - T_K$$

Where $V_{T0}=0.985V$, $r_T=0.270m\Omega$,

R_{th} = Supplementary thermal impedance, see table below and

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0369	0.0348	0.0329	0.0314	0.0299	0.0277	0.0270
Square wave Cathode Side Cooled	0.0740	0.0716	0.0695	0.0677	0.0667	0.0641	0.0636
Sine wave Double Side Cooled	0.0350	0.0330	0.0315	0.0300	0.0278		
Sine wave Cathode Side Cooled	0.0719	0.0696	0.0679	0.0668	0.0643		

Form Factors							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave	3.46	2.45	2	1.73	1.41	1.15	1
Sine wave	3.98	2.78	2.22	1.88	1.57		

8.2 Calculating V_T using ABCD Coefficients

The on-state characteristic I_T vs. V_T , on page 6 is represented in two ways;

- the well established V_{T0} and r_T tangent used for rating purposes and
- a set of constants A, B, C, D, forming the coefficients of the representative equation for V_T in terms of I_T given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for both hot and cold characteristics. The resulting values for V_T agree with the true device characteristic over a current range, which is limited to that plotted.

25°C Coefficients		125°C Coefficients	
A	1.321808	A	4.19E-01
B	-8.55E-02	B	7.52E-02
C	1.19E-04	C	2.37E-04
D	1.28E-02	D	2.85E-04

8.3 D.C. Thermal Impedance Calculation

$$r_t = \sum_{p=1}^{p=n} r_p \cdot \left(1 - e^{\frac{-t}{\tau_p}} \right)$$

Where $p = 1$ to n , n is the number of terms in the series and:

t = Duration of heating pulse in seconds.

r_t = Thermal resistance at time t .

r_p = Amplitude of p_{th} term.

τ_p = Time Constant of r_{th} term.

The coefficients for this device are shown in the tables below:

D.C. Double Side Cooled				
Term	1	2	3	4
r_p	0.01628776	5.61118×10^{-3}	2.647435×10^{-3}	2.309156×10^{-3}
τ_p	0.2858404	0.09388713	0.02816524	3.592634×10^{-3}

D.C. Cathode Side Cooled				
Term	1	2	3	4
r_p	0.04742413	0.01200315	2.629734×10^{-3}	1.66852×10^{-3}
τ_p	1.793815	0.1311505	0.01493408	2.829606×10^{-3}

9.0 Reverse recovery ratings

(i) Q_{rr} is based on 50% I_{RM} chord as shown in Fig. 1




Fig. 1

(ii) Q_{rr} is based on a 150 μ s integration time i.e.

$$Q_{rr} = \int_0^{150\mu s} i_{rr} \cdot dt$$

(iii)

$$K \text{ Factor} = \frac{t_1}{t_2}$$

Curves

Figure 1 – On-state characteristics of Limit device




Figure 2 – Transient thermal impedance




Figure 3 – Gate Characteristics – Trigger limits




Figure 4 – Gate Characteristics – Power Curves




Figure 5 – Total Recovered Charge, Q_{rr}




Figure 6 – Recovered Charge, Q_{ra} (50% chord)




Figure 7 – Peak Reverse Recovery Current, I_{rm}




Figure 8 – Maximum Recovery Time, t_{rr} (50% chord)




Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 10 – On-state current vs. Heatsink temperature – Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 12 – On-state current vs. Heatsink temperature – Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Cathode Side Cooled (Sine wave)




Figure 14 – On-state current vs. Heatsink temperature – Cathode Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation – Cathode Side Cooled (Square wave)




Figure 16 – On-state current vs. Heatsink temperature – Cathode Side Cooled (Square wave)





Figure 17 – Maximum surge and I^2t Ratings



Outline Drawing & Ordering Information