

Date:- 1 Aug, 2002

Data Sheet Issue:- 1

Phase Control Thyristor Types N0616LC400 to N0616LC450

Old Type No.: N255CH36-45

Absolute Maximum Ratings

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
V_{DRM}	Repetitive peak off-state voltage, (note 1)	4000-4500	V
V_{DSM}	Non-repetitive peak off-state voltage, (note 1)	4000-4500	V
V_{RRM}	Repetitive peak reverse voltage, (note 1)	4000-4500	V
V_{RSM}	Non-repetitive peak reverse voltage, (note 1)	4100-4600	V

	OTHER RATINGS	MAXIMUM LIMITS	UNITS
$I_{T(AV)}$	Mean on-state current. T _{sink} =55℃, (note 2)	616	Α
$I_{T(AV)}$	Mean on-state current. T _{sink} =85℃, (note 2)	436	Α
$I_{T(AV)}$	Mean on-state current. T _{sink} =85℃, (note 3)	276	Α
I _{T(RMS)}	Nominal RMS on-state current. T _{sink} =25℃, (note 2)	1197	А
$I_{T(d.c.)}$	D.C. on-state current. T _{sink} =25℃, (note 4)	862	Α
I _{TSM}	Peak non-repetitive surge t _p =10ms, V _{rm} =0.6V _{RRM} , (note 5)	5250	Α
I _{TSM2}	Peak non-repetitive surge t _p =10ms, V _{rm} ≤10V, (note 5)	5780	Α
l ² t	I ² t capacity for fusing t _p =10ms, V _{rm} =0.6V _{RRM} , (note 5)	138×10 ³	A ² s
l ² t	I ² t capacity for fusing t _p =10ms, V _{rm} ≤10V, (note 5)	167×10 ³	A ² s
al: /al£	Maximum rate of rise of on-state current (repetitive), (Note 6)	150	A/µs
di _⊤ /dt	Maximum rate of rise of on-state current (non-repetitive), (Note 6)	300	A/µs
V_{RGM}	Peak reverse gate voltage	5	V
$P_{G(AV)}$	Mean forward gate power	4	W
P_{GM}	Peak forward gate power	30	W
V_{GD}	Non-trigger gate voltage, (Note 7)	0.25	V
T _{HS}	Operating temperature range	-40 to +125	C
T _{stg}	Storage temperature range	-40 to +150	C

Notes:

- 1) De-rating factor of 0.13% per ${\mathfrak C}$ is applicable for T_j below 25 ${\mathfrak C}$.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180°half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave, 125°C T_i initial.
- 6) $V_D=67\% \ V_{DRM}, \ I_{TM}=1000A, \ I_{FG}=2A, \ t_r \le 0.5 \mu s, \ T_{case}=125 \ C.$
- 7) Rated V_{DRM}.

Characteristics

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
V _{TM}	Maximum peak on-state voltage	-	-	2.9	I _{TM} =1100A	V
V_0	Threshold voltage	-	-	1.22		V
rs	Slope resistance	-	-	1.53		mΩ
dv/dt	Critical rate of rise of off-state voltage	1000	-	-	V _D =80% V _{DRM} , linear ramp, Gate O/C	V/μs
I _{DRM}	Peak off-state current	-	-	60	Rated V _{DRM}	mA
I_{RRM}	Peak reverse current	-	-	60	Rated V _{RRM}	mA
V_{GT}	Gate trigger voltage	-	-	3.0	T 05% V 40V I 04	V
I_{GT}	Gate trigger current	-	-	300	T _j =25℃, V _D =10V, I _T =3A	mA
lμ	Holding current	-	-	1000	T _j =25℃	mA
t _{gd}	Gate controlled turn-on delay time	-	0.5	1.5	V _D =67%V _{DRM} , I _{TM} =1000A, di/dt=10A/µs,	
t gt	Turn-on time	-	3.0	4.0	I _{FG} =2A, t _r =0.5μs, T _j =25℃	μs
Qrr	Recovered Charge	-	2500	-		μC
Q_{ra}	Recovered Charge, 50% chord	-	1000	1500	I _{TM} =1000A, t _p =1000μs, di/dt=10A/μs,	μC
I _{rm}	Reverse recovery current	-	90	-	V _r =50V	Α
t _{rr}	Reverse recovery time, 50% chord	-	23	-		μs
4	Turn-off time	-	700	900	I_{TM} =1000A, t_p =1000 μ s, di/dt =10A/ μ s, V_r =50V, V_{dr} =80% V_{DRM} , dV_{dr}/dt =20V/ μ s	
t _q	Turn-on time	-	1000	1200	I_{TM} =1000A, t_p =1000 μ s, di/dt =10A/ μ s, V_r =50V, V_{dr} =80% V_{DRM} , dV_{dr}/dt =200V/ μ s	- µs
D	Thermal registeres junction to be strict.	-	-	0.032	Double side cooled	K/W
$R_{th(j-hs)}$	Thermal resistance, junction to heatsink	-	-	0.064	Single side cooled	K/W
F	Mounting force	10	-	20		kN
W_t	Weight	-	340	-		g

¹⁾ Unless otherwise indicated $T_j=125$ °C.

Notes on Ratings and Characteristics

1.0 Voltage Grade Table

Voltage Grade	$V_{DRM} V_{DSM} V_{RRM} V$	V _{RSM} V	V _D V _R DC V
40	4000	4100	2000
42	4200	4300	2040
44	4400	4500	2080
45	4500	4600	2100

2.0 Extension of Voltage Grades

This report is applicable to other and higher voltage grades when supply has been agreed by Sales/Production.

3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/℃ is applicable to this device for T_i below 25℃.

4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

5.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 300A/µs at any time during turnon on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 150A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

6.0 Gate Drive

The recommended pulse gate drive is 30V, 15Ω with a short-circuit current rise time of not more than 0.5 us. This gate drive must be applied when using the full di/dt capability of the device.

The pulse duration may need to be configured according to the application but should be no shorter than 20µs, otherwise an increase in pulse current may be needed to supply the necessary charge to trigger.

7.0 Computer Modelling Parameters

7.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_0 + \sqrt{{V_0}^2 + 4 \cdot ff \cdot r_s \cdot W_{AV}}}{2 \cdot ff \cdot r_s} \quad \text{and:} \quad W_{AV} = \frac{\Delta T}{R_{th}} \\ \Delta T = T_{j \max} - T_{Hs}$$

Where $V_0=1.22V$, $r_s=1.53m\Omega$,

 R_{th} = Supplementary thermal impedance, see table below.

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0124	0.0122	0.0121	0.0119	0.0117	0.0113	0.011
Square wave Single Side Cooled	0.0249	0.0248	0.0247	0.0246	0.0244	0.0241	0.022
Sine wave Double Side Cooled	0.0168	0.0140	0.0131	0.0118	0.0112		
Sine wave Single Side Cooled	0.0249	0.0247	0.0246	0.0244	0.0241		

Form Factors							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave	3.46	2.45	2	1.73	1.41	1.15	1
Sine wave	3.98	2.78	2.22	1.88	1.57		

7.2 Calculating V_T using ABCD Coefficients

The on-state characteristic I_T vs. V_T, on page 5 is represented in two ways;

- the well established V₀ and r_s tangent used for rating purposes and
- (ii) a set of constants A, B, C, D, forming the coefficients of the representative equation for V_T in terms of I_T given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for hot characteristics. The resulting values for V_T agree with the true device characteristic over a current range, which is limited to that plotted.

125℃ Coefficients					
Α	0.831436686				
В	6.720956×10 ⁻³				
С	1.039678×10 ⁻³				
D	0.02646818				

7.3 D.C. Thermal Impedance Calculation

$$r_{t} = \sum_{p=1}^{p=n} r_{p} \cdot \left(1 - e^{\frac{-t}{\tau_{p}}}\right)$$

Where p = 1 to n, n is the number of terms in the series and:

t = Duration of heating pulse in seconds.

r, = Thermal resistance at time t.

 r_p = Amplitude of p_{th} term.

 τ_p = Time Constant of r_{th} term.

D.C. Double Side Cooled					
Term 1 2 3 4					
r_p	6.72×10 ⁻³	2.78×10 ⁻³	9.476×10 ⁻⁴	7.12×10 ⁻⁴	
$ au_{\! ho}$	1.0226	0.226	0.0586	9.06×10 ⁻³	

D.C. Single Side Cooled						
Term 1 2 3 4						
r_p	0.01688	4.42×10 ⁻³	1.79×10 ⁻³	8.72×10 ⁻⁴		
$ au_{\! ho}$	7.055	0.5206	0.1198	0.0128		


8.0 Reverse recovery ratings

- (i) Q_{ra} is based on 50% I_{rm} chord as shown in Fig. 1.
- (ii) Q_{rr} is based on a 150μs integration time.

i.e.
$$Q_{rr} = \int_{0}^{150 \, \mu s} i_{rr}.dt$$

(iii)
$$Q_{rr} = \int\limits_{0}^{150\mu} i_{rr}.dt$$

$$K \ Factor = \frac{t1}{t2}$$



Curves

Figure 1 - On-state characteristics of Limit device




Figure 2 - Transient Thermal Impedance




Figure 3 - Gate Characteristics - Trigger Limits




Figure 4 - Gate Characteristics - Power Curves




Figure 5 - Recovered Charge, Q_{rr}




Figure 6 – Recovered charge, Q_{ra} (50% chord)




Figure 7 - Reverse recovery current, I_{rm}




Figure 8 – Reverse recovery time, t_{rr} (50% chord)




Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 10 – On-state current vs. Heatsink temperature - Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 12 – On-state current vs. Heatsink temperature - Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 14 – On-state current vs. Heatsink temperature - Single Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation – Single Side Cooled (Square wave)







Figure 16 – On-state current vs. Heatsink temperature - Single Side Cooled (Square wave)





Outline Drawing & Ordering Information



I	ORDERI	NG INFORMATION	(Please quote 10 digit code as below)		
I	N0616	LC	**	0	
	Fixed Type Code	Fixed outline code	Voltage code V _{DRM} /100 40-45	Fixed turn-off time code	

Order code: N0616LC420 – 4200V V_{RRM} , 27mm clamp height capsule.

IXYS Semiconductor GmbH

Edisonstraße 15 D-68623 Lampertheim Tel: +49 6206 503-0 Fax: +49 6206 503-627

E-mail: marcom@ixys.de

IXYS Corporation

3540 Bassett Street Santa Clara CA 95054 USA Tel: +1 (408) 982 0700

Fax: +1 (408) 496 0670 E-mail: sales@ixys.net

An IXYS Company

www.westcode.com

www.ixys.net

Westcode Semiconductors Ltd

PO Box 57 Chippenham Wiltshire SN15 1JL Tel: +44 (0)1249 444524 Fax: +44 (0)1249 659448 E-mail: WSL.sales@westcode,com

Westcode Semiconductors Inc

3270 Cherry Avenue Long Beach CA 90807 USA Tel: +1 (562) 595 6971 Fax: +1 (562) 595 8182

E-mail: WSI.sales@westcode.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior

Devices with a suffix code (2-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

© Westcode Semiconductors Ltd.