

Endicott Research Group, Inc.

2601 Wayne St., Endicott, NY 13760 607-754-9187 Fax 607-754-9255 http://www.ergpower.com

SFWF470J4F



Specifications and Applications Information

02/09/11

The ERG SFWF470J4F DC to AC inverter supports a wide input voltage range for use in applications where a regulated supply voltage is not available. Onboard dimming assists in final product integration providing a large dimming ratio from a supplied analog voltage.


The SFWF470J4F inverter is designed to power the backlights of a variety of displays.

Product Features

- ✓ Wide input voltage range of 8 to 24 volts
- ✓ Onboard dimming
- ✓ Open lamp fault detection and shutdown
- ✓ Low Distortion
- ✓ Soft-start
- ✓ Made in U.S.A.

* Analog Dimming option available

Four Lamp DC to AC Inverter



| Conne | ectors |
|---------------------------|---|
| <u>Input</u> | <u>Outputs</u> |
| J1 Molex 53261-0871 | J2,J3 JST SM04(4.0)B-BHS-1-TBLFSN |

| | Pin D | escriptions |
|----------|---------|------------------|
| J1-1,2,3 | Vin | J2,J3-1 ACout 1 |
| J1-4,5,6 | GND | J2,J3-2 ACout 2 |
| J1-7 | Enable | J2,J3-3 ACreturn |
| J1-8 | Control | J2,J3-4 ACreturn |



SFWF470J4F



Absolute Maximum Ratings (Note 1)

| Parameter | Symbol | Value | Unit |
|--------------------------------|----------------------|---------------|-----------------|
| Input Voltage | V _{in} | -0.3 to +25.0 | V _{dc} |
| Operating Temperature (Note 2) | T _a | 0 to +50 | °C |
| Storage Temperature | T _s | -40 to +85 | °C |
| Enable Pin | V _{Enable} | -0.3 to +5.5 | V _{dc} |
| Control Pin | V _{Control} | -0.3 to +5.5 | V _{dc} |

Electrical Characteristics

Unless otherwise noted, 8 Vdc \leq Vin \leq 24Vdc volts DC, with simulated load, $T_a = 25^{\circ}$ C and the inverter has been running for 20 minutes.

| Characteristic | Symbol | Min | Typical | Max | Unit |
|---|--------------------|------|---|-------|-------------------|
| Input Voltage (Notes 3,4) | V _{in} | +8.0 | +12.0 | +24.0 | V _{dc} |
| Input Current | I in | - | 2.50 (Vin = 8Vdc) 1.65 (Vin = 12Vdc) 0.85 (Vin = 24Vdc) | - | A _{dc} |
| Operating Frequency | F _o | 48 | 50 | 52 | kHz |
| Efficiency | η | - | 79 (Vin = 8Vdc) 79 (Vin = 12Vdc) 76 (Vin = 24Vdc) | - | % |
| Output Voltage (no load) | V _{start} | - | - | 2400 | V _{rms} |
| Output Lamp Current (per lamp) (Note 5) | I _{lamp} | - | 7.0 | - | mA _{rms} |
| Onboard PWM Frequency | F _{PWM} | - | 260 | - | Hz |
| Enable turn-on threshold voltage | V _{thon} | 2.4 | 3.3 | 5.5 | V _{dc} |
| Enable turn-off threshold voltage | V _{thoff} | - | - | 0.7 | V _{dc} |

Notes:

- 1. Reliable and predictable operation of the inverter is not guaranteed with applied stresses near or beyond those listed. Operation at these limits may reduce device reliability and is therefore not recommended.
- 2. For optimum reliability, the operating temperature should be kept below 50°C. Reliable operation above 50°C is possible if external airflow is provided and care is taken to ensure that the surface temperature of U3 is below 65°C.
- 3. Vin is measured at the pcb connector. Power cable losses will vary by application and should be accounted for in the power supply or battery system design.
- 4. Operation down to 5.5Vdc is possible at a reduced lamp current level.
- 5. 580 Vrms run voltage maximum allowed.



SFWF470J4F



Pin Descriptions

| Pin | Description |
|--------------------|--|
| Vin | Inverter input voltage. All three pins should be connected for optimum reliability and efficiency. |
| GND | Inverter ground. All three pins should be connected for optimum reliability and efficiency. |
| Enable | Inverter Enable. A high level signal on this pin enables inverter operation. |
| Control | Dimming control. This pin controls the brightness of the inverter. Connecting this pin to ground causes the inverter to supply full lamp current for full brightness. Reference Graph 1. |
| Lamp ACout 1, 2 | High side lamp output. This should be connected to the high voltage side of the display lamp connectors. |
| Lamp ACreturn | Return side lamp output. This should be connected to the low voltage side of the display lamp connectors. Lamp current is sensed from this connection, it must not be externally grounded to chassis and/or DC ground. |

Application Information

The SFWF470J4F inverter is designed to power the backlights of a variety of displays. Onboard regulation allows for a connection to an unregulated power source such as a battery or low cost wall module. An onboard PWM for dimming eases system integration by allowing for an analog voltage supplied by a potentiometer or digital to analog converter to achieve a wide dimming ratio. Open lamp fault detection circuitry protects the inverter from an open lamp condition caused by a broken or malfunctioning lamp.

Dimming of the inverter is accomplished by placing an analog voltage on the Control pin. The level of this voltage controls the brightness of the attached display. Connecting the Control pin to ground results in the maximum brightness of the display. Increasing the voltage on this pin gradually decreases the brightness until the display extinguishes. If dimming is not required in the application, simply connect this pin to ground. For optimum reliability, this pin must not be left floating.


The Enable pin on the inverter provides a convenient way to turn off the inverter. Grounding this pin turns the inverter off while either pulling this pin up to a logic high turns the inverter on. Do not float this pin.



SFWF470J4F







Graph 1

NOTES

- (1) Dimming below 5% is possible only if the lamp fault detection circuit is disabled. Contact ERG for details.
- (2) Reverse dimming option is avaiable; i.e. 0Vdc = MIN brightness, +5Vdc = MAX brightness. Contact ERG for details.



Endicott Research Group, Inc. (ERG) reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by ERG is believed to be accurate and reliable. However, no responsibility is assumed by ERG for its use.