

**Logic Diagram**

### FEATURES:

- Microprocessor interfacing in serially controlled systems
- Buffered digital output pin for daisy-chaining multiple DACs
- Minimizes address-decoding in multiple DAC systems - three wire interface for any number of DACs
  - One data line
  - One CLK line
  - One load line
- Fast interface timing reduces timing design considerations while minimizing microprocessor wait states.
- Improved resistance to ESD
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
  - > 50 Krad (Si), depending upon space mission
- Package:
  - 16 pin RAD-PAK® flat pack
- Operating temperature: -40 to 85°C

### DESCRIPTION:

Maxwell Technologies' 8143 is a 12-bit serial-input daisy-chain CMOS digital-to-analog converter (DAC) that features serial data input and buffered serial data output and a greater than 50 krad (Si) total dose tolerance, dependent upon space mission. It was designed for multiple serial DAC systems, where serially daisy-chaining one DAC after another is greatly simplified. The 8143 also minimizes address decoding lines enabling simpler logic interfacing. It allows three-wire interface for any number of DACs: one data line, one CLK line and one load line. Serial data in the input register (MSB first) is sequentially clocked out to the SRO pin as the new data word (MSB first) is simultaneously clocked in from the SRI pin. The strobe inputs are used to clock in/out data on the rising or falling (user selected) strobe edges (STB<sub>1</sub>, STB<sub>2</sub>, STB<sub>3</sub>, STB<sub>4</sub>). When the shift register's data has been updated, the new data word is transferred to the DAC register with use of LO1 and LD2 inputs.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 50 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

TABLE 1. 8143 PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
1	$I_{OUT1}$	Analog Out 1
2	$I_{OUT2}$	Analog Out 2
3	AGND	Analog Ground
4	STB <sub>1</sub>	Strobe 1
5	LD <sub>1</sub>	DAC Register Load 1
6	SRO	Serial Data Out
7	SRI	Serial Data In
8	STB <sub>2</sub>	Strobe 2
9	LD <sub>2</sub>	DAC Register Load 2
10	STB <sub>3</sub>	Strobe 3
11	STB <sub>4</sub>	Strobe 4
12	DGND	Digital Groundr
13	CLR	DAC Register Clear
14	V <sub>DD</sub>	Positive Supply
15	V <sub>REF</sub>	Voltage Reference
16	R <sub>FEB</sub>	Feedback

TABLE 2. 8143 ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
V <sub>DD</sub> to DGND		--	17	V
V <sub>REF</sub> to DGND		-25	25	V
V <sub>RFB</sub> to DGND		-25	25	V
AGND to DGND		--	V <sub>DD</sub> + 0.3	V
DGND to AGND		--	V <sub>DD</sub> + 0.3	V
Digital Input Voltage Range		-0.3	V <sub>DD</sub>	V
Output Voltage (Pin 1, Pin 2)		-0.3	V <sub>DD</sub>	V
Operating Temperature Range	T <sub>A</sub>	-40	85	°C
Thermal Impedance	Θ <sub>JC</sub>	--	14.13	°C/W
Package Weight		-	3	Grams
Storage Temperature	T <sub>STG</sub>	-65	150	°C
Lead Temperature (Soldering, 60 sec)	T <sub>L</sub>	--	300	°C

TABLE 3. 8143 ELECTRICAL CHARACTERISTICS

( $V_{DD} = 5V$ ,  $V_{REF} = 10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  
 $T_A =$  FULL TEMPERATURE RANGE SPECIFIED UNDER ABSOLUTE MAXIMUM RATINGS, UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	MIN	TYP	MAX	UNIT
STATIC ACCURACY							
Resolution	N		1, 2, 3	12	--	--	Bits
Nonlinearity	INL		1, 2, 3	--	--	$\pm 1$	LSB
Differential Nonlinearity <sup>1</sup>	DNL		1, 2, 3	--	--	$\pm 1$	LSB
Gain Error <sup>2</sup>	$G_{FSE}$		1, 2, 3	--	--	$\pm 2$	LSB
Gain Tempco (DGain/DTemp) <sup>3</sup>	$TC_{GFS}$		1, 2, 3	--	--	$\pm 5$	ppm/ $^{\circ}C$
Power Supply Rejection Ratio (DGain/DVDD)	PSRR	$DV_{DD} = \pm 5\%$	1, 2, 3	--	$\pm 0.0006$	$\pm 0.002$	%/%
Output Leakage Current <sup>4</sup>	$I_{LKG}$	$T_A = 25^{\circ}C$ $T_A =$ Full Temperature Range	1 2, 3	-- --	-- --	$\pm 5$ $\pm 25$	nA
Zero Scale Error <sup>5,6</sup>	$I_{ZSE}$	$T_A = 25^{\circ}C$ $T_A =$ Full Temperature Range	1 2, 3	-- --	$\pm 0.002$ $\pm 0.01$	$\pm 0.03$ $\pm 0.15$	LSB
Input Resistance <sup>7</sup>	$R_{IN}$	$V_{REF}$ Pin	1, 2, 3	7	11	15	k $\Omega$
AC PERFORMANCE							
Output Current Settling Time <sup>3,8</sup>	$t_s$		1, 2, 3	--	0.380	1	$\mu s$
AC Feed through Error ( $V_{REF}$ to $I_{OUT1}$ ) <sup>3,9</sup>	FT	$V_{REF} = 20V$ p-p @ $f = 10$ KHz, $T_A = 25^{\circ}C$	1	--	--	2.0	mV p-p
Digital-to-Analog Glitch Energy <sup>3,10</sup>	Q	$V_{REF} = 0V$ , $I_{OUT}$ load = 100 $\Omega$ , $C_{EXT} = 13$ pF	1, 2, 3	--	--	20	nVs
Total Harmonic Distortion <sup>3</sup>	THD	$V_{REF} = 6V$ rms @ 1 KHz DAC register loaded with all 1s	1, 2, 3	-- --	-- --	-- -92	dB
Output Noise Voltage Density <sup>3,11</sup>	$e_n$	10 Hz to 100 KHz between $R_{FB}$ and $I_{OUT}$	1, 2, 3	--	--	13	nV/ $\sqrt{Hz}$
DIGITAL INPUTS/OUTPUTS							
Digital Input HIGH	$V_{IH}$		1, 2, 3	2.4	--	--	V
Digital Input LOW	$V_{IL}$		1, 2, 3	--	--	0.8	V
Input Leakage Current <sup>12</sup>	$I_{IN}$	$V_{IN} = 0V$ to 5V	1, 2, 3	--	--	$\pm 1$	$\mu A$
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$	1, 2, 3	--	--	8	pF
Digital Output High	$V_{OH}$	$I_{OH} = -200 \mu A$	1, 2, 3	4	--	--	V
Digital Output Low	$V_{OL}$	$I_{OL} = 1.6$ mA	1, 2, 3	--	--	0.4	V
ANALOG OUTPUTS							
Output Capacitance <sup>3</sup>	$C_{OUT1}$ $C_{OUT2}$	Digital Inputs = All 1s Digital Inputs = All 0s	1, 2, 3	-- --	-- --	90 90	pF
Output Capacitance <sup>3</sup>	$C_{OUT1}$ $C_{OUT2}$	Digital Inputs = All 0s Digital Inputs = All 1s	1, 2, 3	-- --	-- --	60 60	pF

TABLE 3. 8143 ELECTRICAL CHARACTERISTICS

( $V_{DD} = 5V$ ,  $V_{REF} = 10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  
 $T_A = \text{FULL TEMPERATURE RANGE SPECIFIED UNDER ABSOLUTE MAXIMUM RATINGS, UNLESS OTHERWISE SPECIFIED}$ )

PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	MIN	TYP	MAX	UNIT
TIMING CHARACTERISTICS <sup>3</sup>							
Serial Input to Strobe Setup Times ( $t_{STB} = 80 \text{ ns}$ )	$t_{DS1}$	STB <sub>1</sub> used as the strobe	9, 10, 11	50	--	--	ns
	$t_{DS2}$	STB <sub>2</sub> used as the strobe	9, 10, 11	20	--	--	
	$t_{DS3}$	STB <sub>3</sub> used as the strobe	9	10	--	--	
		$T_A = 25^\circ\text{C}$					
		$T_A = \text{full temperature range}$	10, 11	20	--	--	
	$t_{DS4}$	STB <sub>4</sub> used as the strobe	9, 10, 11	20	--	--	
	$t_{DH1}$	STB <sub>1</sub> used as the strobe	9	40	--	--	
	$T_A = 25^\circ\text{C}$						
	$T_A = \text{full temperature range}$	10, 11	50	--	--		
	$t_{DH2}$	STB <sub>2</sub> used as the strobe	9	50	--	--	
		$T_A = 25^\circ\text{C}$					
		$T_A = \text{full temperature range}$	10, 11	60	--	--	
Serial Input to Strobe Hold Times ( $t_{STB} = 80 \text{ ns}$ )	$t_{DH3}$	STB <sub>3</sub> used as the strobe	9, 10, 11	80	--	--	ns
	$t_{DH4}$	STB <sub>4</sub> used as the strobe	9, 10, 11	80	--	--	
STB to SRO Propagation Delay <sup>13</sup>	$t_{PD}$	$T_A = 25^\circ\text{C}$	9	--	--	220	ns
		$T_A = \text{full temperature range}$	10, 11	--	--	300	
SRI Data Pulsewidth	$t_{SRI}$		9, 10, 11	100	--	--	ns
STB <sub>1</sub> Pulsewidth ( $\overline{\text{STB}}_1 = 80 \text{ ns}$ ) <sup>14</sup>	$t_{STB1}$		9, 10, 11	80	--	--	ns
STB <sub>2</sub> Pulsewidth ( $\overline{\text{STB}}_2 = 100 \text{ ns}$ )	$t_{STB2}$		9, 10, 11	80	--	--	ns
STB <sub>3</sub> Pulsewidth ( $\overline{\text{STB}}_3 = 80 \text{ ns}$ )	$t_{STB3}$		9, 10, 11	80	--	--	ns
STB <sub>4</sub> Pulsewidth ( $\overline{\text{STB}}_4 = 80 \text{ ns}$ )	$t_{STB4}$		9, 10, 11	80	--	--	ns
Load Pulsewidth	$t_{LD1}$ , $t_{LD2}$	$T_A = 25^\circ\text{C}$	9	140	--	--	ns
		$T_A = \text{temperature range}$	10, 11	180	--	--	
LSB Strobe into Input Register to Load DAC Register Time	$t_{ASB}$		9, 10, 11	0	--	--	ns
CLR Pulsewidth	$t_{CLR}$		9, 10, 11	80	--	--	ns
POWER SUPPLY CHARACTERISTICS							
Supply Voltage	$V_{DD}$		1, 2, 3	4.75	5	5.25	V
Supply Current	$I_{DD}$	All digital inputs = 0V or $V_{DD}$	1, 2, 3	--	--	0.1	mA
		All digital inputs = $V_{IH}$ or $V_{IL}$		--	--	2	
Power Dissipation	$P_D$	Digital inputs = 0V or $V_{DD}$ ,	1, 2, 3	--	--	0.5	mW
		Digital inputs = $V_{IH}$ or $V_{IL}$ ,		--	--	10	

1. All grades are monotonic to 12 bits over temperature.
2. Using internal feedback resistor.
3. Guaranteed by design and not tested.
4. Applies to  $I_{OUT1}$ ; all digital inputs =  $V_{IL}$ ,  $V_{REF} = 10V$ ; specification also applied for  $I_{OUT2}$  when all digital inputs =  $V_{IH}$ .
5.  $V_{REF} = 10V$ , all digital inputs = 0V.

6. Calculated from worst case  $R_{REF}$ :  $I_{ZSE}$  (in LSBs) =  $(R_{REF} \times I_{LKG} \times 4096) / V_{REF}$
7. Absolute temperature coefficient is less than 300 ppm/°C.
8.  $I_{OUT}$ , Load = 100  $\Omega$ .  $C_{EXT}$  = 13 pF, digital input = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. Extrapolated to 1/2 LSB:  $t_s$  = propagation delay ( $t_{PD}$ ) + 9t, where t equals measured time constant of the final RC decay.
9. All digital inputs = 0V.
10.  $V_{REF}$  = 0V, all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
11. Calculations from  $e_n = \sqrt{4K \cdot T \cdot R \cdot B}$  where:
  - K = Boltzmann constant ((J/K) = 1.38E-23 Joules/Kelvin), R = resistance  $\Omega$  (10K for the 8143)
  - T = resistor temperature (Kelvin 26C ~ 300K), R = bandwidth, Hz
12. Digital input are CMOS gates;  $I_{IN}$  typically 1 nA at +25 °C.
13. Measured from active strobe edge (STB) to new data output at SRO;  $C_L$  = 50 pF.
14. Minimum low time pulsewidth for  $STB_1$ ,  $STB_2$ , and  $STB_4$ , and minimum high time pulsewidth for  $STB_3$ .

FIGURE 1. MULTIPLE WITH THREE-WIRE INTERFACE




FIGURE 2. MULTIPLYING MODE FREQUENCY RESPONSE VS. DIGITAL CODE




FIGURE 3. MULTIPLYING MODE TOTAL HARMONIC DISTORTION VS. FREQUENCY




FIGURE 4. SUPPLY CURRENT VS. LOGIC INPUT VOLTAGE




FIGURE 5. LINEARITY ERROR VS. DIGITAL CODE




FIGURE 6. LINEARITY ERROR VS. REFERENCE VOLTAGE




FIGURE 7. LOGIC THRESHOLD VOLTAGE VS. SUPPLY VOLTAGE




FIGURE 8. DNL ERROR VS. REFERENCE VOLTAGE





FIGURE 9. DIGITAL OUTPUT VOLTAGE VS. OUTPUT CURRENT



### Definition of Specifications

The resolution of a DAC is the number of states ( $2^n$ ) into which the full-scale range (FSR) is divided (or resolved), where “n” is equal to the number of bits.

### Settling Time

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e., zero to full-scale.

### Gain

Ratio of the DAC's external operational amplifier output voltage to the  $V_{REF}$  input voltage when all digital inputs are HIGH.

### Feedthrough Error

Error caused by capacitive coupling from  $V_{REF}$  to output. Feedthrough error limits are specified with all switches off.

### Output Capacitance

Capacitance from  $I_{OUT1}$  to ground.

### Output Leakage Current

Current appearing at  $I_{OUT1}$  when all digital inputs are LOW, or at  $I_{OUT2}$  terminal when all inputs are HIGH.

### General Circuit Information

The 8143 is a 12-bit serial-input, buffered serial-output, multiplying CMOS D/A converter. It has an R-2R resistor ladder network, a 12-bit input sift register, 12-bit DAC register, control logic circuitry, and a buffered digital output stage.

The control logic forms an interface in which serial data is loaded, under microprocessor control, into the input sift register and then transferred, in parallel, to the DAC register. In addition, buffered serial output data is present at the SRO pin when input data is loaded into the input register. This buffered data follows the digital input data (SRI) by 12 clock cycles and is available for daisy-chaining additional DACs.


An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.

A simplified circuit of the 8143 is shown in Figure 10. An inverse R-2R ladder network consisting of silicon-chrome, thin-film resistors, and twelve pairs of NMOS current-steering switches. These switches steer binarily weighted currents into either  $I_{OUT1}$  or  $I_{OUT2}$ . Switching current to  $I_{OUT1}$  or  $I_{OUT2}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at  $V_{REF}$  equal to R (typically 11 k $\Omega$ ). The  $V_{REF}$  input may be driven by any reference voltage or current, ac or dc, that is within the limits stated in the Absolute Maximum Ratings chart.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance is binarily scaled so that the voltage drop across each switch remains constant. If, for example, Switch 1 of Figure 10 was designed with an "ON" resistance of 10  $\Omega$ , Switch 2 for 20  $\Omega$ , etc., a constant 5 mV drop would then be maintained across each switch.

To further ensure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The Simplified DAC Circuit, Figure 10, shows the location of these switches. These series switches are equivalently scaled to two times Switch 1 (MSB) and top Switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or  $R_{FEEDBACK}$  (such as incoming inspection),  $V_{DD}$  must be present to turn "ON" these serial switches.

FIGURE 10. SIMPLIFIED DAC CIRCUIT




### ESD Protection

The 8143 digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 11 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.

FIGURE 11. DIGITAL INPUT PROTECTION



## Equivalent Circuit Analysis

Figures 12 and 13 show equivalent circuits for the 8143 internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to IOUT2 when all data bits are LOW, and to IOUT1 when all bits are HIGH. The ILEAKAGE current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain, through the ladder's terminating resistor.

Output capacitance is dependent upon the digital input code. This is because the capacitance of a MOS transistor changes with applied gate voltage. This output capacitance varies between the low and high values.

FIGURE 12. EQUIVALENT CIRCUIT (ALL INPUTS LOW)





FIGURE 13. EQUIVALENT CIRCUIT (ALL INPUT HIGH)



## Dynamic Performance

### Analog Output Impedance

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the IOUT1 terminal, varies between 11 kΩ (the feedback resistor alone when all digital input are LOW) and 7.5 kΩ (the feedback resistor in parallel with approximately 30 kΩ of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the 8143. The use of a small compensation capacitor may be required when high speed operational amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high speed amplifiers are:

1. Phase compensation (see Figures 16 and 17).
2. Power supply decoupling at the device socket and use of proper grounding techniques.


### Output Amplifier Considerations

When using high speed op amps, a small feedback capacitor (typically 5 pF-30 pF) should be used across the amplifiers to minimize overshoot and ringing. For low speed or static applications, ac specification of the amplifier are not very critical. In high speed applications, slew rate, settling time, open-loop gain and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current that is low over the temperature range of interest.

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 14 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$

FIGURE 14. SIMPLIFIED CIRCUIT



Where  $R_0$  is a function of the digital code, and:

$$R_0 = 10 \text{ k}\Omega \text{ for more than four bits of Logic 1,}$$

$$R_0 = 30 \text{ k}\Omega \text{ for any single bit of Logic 1.}$$

Therefore, the offset gain varies as follows:

at code 0011 1111 1111,

$$V_{ERROR1} = V_{OS} \left( 1 + \frac{10 \text{ k}}{10 \text{ k}} \right) = 2 V_{OS}$$

at code 0100 0000 0000,

$$V_{ERROR2} = V_{OS} \left( 1 + \frac{10 \text{ k}}{30 \text{ k}} \right) = 4/3 V_{OS}$$

The error difference is  $2/3 V_{OS}$ .

Since one LSB has a weight (for  $V_{REF} = 10\text{V}$ ) of 2.4 mV for the 8143, it is clearly important that  $V_{OS}$  be minimized, using either the amplifier's pulling pins, an external pulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include OP77, OP07 and OP27.

### Interface Logic Operation

The microprocessor interface of the 8143 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done on chip or with the use of external decoding circuitry (see Figure 21).

Serial data is clocked into the input register and buffered output stage with  $STB_1$ ,  $STB_2$ , or  $STB_4$ . The strobe inputs are active on the rising edge.  $\overline{STB}_3$  may be used with a falling edge clock data.

Serial data output (SRO) follows the serial data input (SRI) by 12 clocked bits.

Holding any STROBE input at its selected state (i.e.,  $STB_1$ ,  $STB_2$ , or  $STB_4$  at logic HIGH or  $STB_3$  at logic LOW) will act to prevent any further data input.

When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.

The  $\overline{\text{CLR}}$  input allows asynchronous resetting of the DAC register to 0000 0000 0000. This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0V. In bipolar mode, the output will go to  $-V_{\text{REF}}$ .

### Interface Input Description


$\text{STB}_1$  (Pin 4),  $\text{STB}_2$  (Pin 8),  $\text{STB}_4$  (Pin 11) - Input register and buffered output strobe. Inputs active on falling edge. Selected to load serial data into input register and buffered output stage. See Table 3 for details.

$\overline{\text{STB}}_3$  (Pin 10) - Input register and buffered output strobe input. Active on falling edge. Selected to load serial data into input register and buffered output stage. See Table 3 for details.

$\overline{\text{LD}}_1$  (Pin 5),  $\overline{\text{LD}}_2$  (Pin 9) - Load DAC register inputs. Active low. Selected together to load contents of input register into DAC register.

$\overline{\text{CLR}}$  (Pin 13) - Clear input. Active low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

FIGURE 15. TIMING DIAGRAM



\* Strobe waveform is inverted if  $\text{STB}_3$  is used to strobe serial data bits into input register.

\*\* Data is strobed into and out of the input shift register MSB first.

TABLE 1. TRUTH TABLE

INPUT REGISTER/DIGITAL OUTPUT		CONTROL INPUTS		DAC REGISTER	CONTROL INPUT		OPERATION	NOTES
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0	↓	X	X	X	Serial data bit loaded from SRI into input register and digital output (SRO pin) after 12 clocked bits	1,2
0	1	↓	0	X	X	X		
0	↓	0	0	X	X	X		
↓	1	0	0	X	X	X		

TABLE 1. TRUTH TABLE

INPUT REGISTER/DIGITAL OUTPUT		CONTROL INPUTS		DAC REGISTER	CONTROL INPUT		OPERATION	NOTES
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
1	X	X	X				No operation (input register and SRO)	2
X	0	X	X					
X	X	1	X					
X	X	X	1					
				0	X	X	Reset DAC register to zero code (Code: 0000 0000 0000) Asynchronous operations)	2,3
				1	1	X	No operation (DAC register and SRO)	2
				1	X	1		
				1	0	0	Load DAC register with the contents of input register	2

1. Serial data is loaded into Input Register MSB first, on edges shown. is positive edges, is negative edge.
2. 0 = Logic LOW, 1 = Logic HIGH, X = Don't care.
3. CLR = 0 asynchronously resets DAC register to 0000 0000 0000, but has no effect on Input Register.

## Applications Information

### Unipolar Operation (2-Quadrant)

The circuit shown in Figures 16 and 17 may be used with an ac or dc reference voltage. The circuit's output will range between 0V and 10V (4095/4096) depending upon the digital input and the analog output is shown in Table 4. The  $V_{REF}$  voltage range is the maximum input voltage range of the op amp or  $\pm 25V$ , whichever is lowest.

TABLE 4. UNIPOLAR CODE TABLE<sup>1,2</sup>

DIGITAL INPUT MSBLSB	NOMINAL ANALOG OUTPUT ( $V_{OUT}$ AS SHOWN IN FIGURES 16 AND 17)
111111111111	$-V_{REF}$ (4095/4096)
100000000001	$-V_{REF}$ (2049/4096)
100000000000	$-V_{REF}$ (2048/4096) = $-V_{REF}/2$
011111111111	$-V_{REF}$ (2047/4096)
000000000001	$-V_{REF}$ (1/4096)
000000000000	$-V_{REF}$ (0/4096) = 0

1. Nominal full scale for the circuits of Figures 16 and 17 is given by  $FS = -V_{REF}$  (4095/4096)
2. Nominal LSB magnitude for the circuit of Figure 16 and 17 is given by  $LSB = V_{REF}(1/4096)$  or  $V_{REF}(2^{-N})$ .

FIGURE 16. UNIPOLAR OPERATION WITH HIGH ACCURACY OP AMP (2-QUADRANT)





FIGURE 17. UNIPOLAR OPERATION WITH FAST OP AMP AND GAIN ERROR TRIMMING (2-QUADRANT)



In many applications, the 8143 zero scale error and low gain error, permit the elimination of external trimming components without adverse effects on circuit performance.

For applications requiring a tighter gain error than 0.024% at 25°C for the top grade part, or 0.048% for the lower grade part, the circuit in Figure 17 may be used. Gain error may be trimmed by adjusting R1.

The DAC register must first be loaded with all 1s. R1 is then adjusted until  $V_{OUT} = -V_{REF}$  (4095/4096). In the case of an adjustable  $V_{REF}$ , R1 and  $R_{FEEDBACK}$  may be omitted, with  $V_{REF}$  adjusted to yield the desired full-scale output.

### Bipolar Operation (4-Quadrant)

Figure 18 details a suggested circuit for bipolar, or offset binary, operation. Table 5 shows the digital input-to-analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistor R3, R4 and R5 must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient match. Mismatching between R3 and R4 causes offset and full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting the ratio of R3 to R4 to yield  $V_{OUT} = 0V$ . Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and adjusting either the amplitude of  $V_{REF}$  or the value of R5 until the desired  $V_{OUT}$  is achieved.

TABLE 5. BIPOLAR (OFFSET BINARY) CODE TABLE

DIGITAL INPUT MSBLSB	NOMINAL ANALOG OUTPUT ( $V_{OUT}$ AS SHOWN IN FIGURE 18)
1 1 1 1 1 1 1 1 1 1 1 1	$V_{REF}$ (2047/2048)
1 0 0 0 0 0 0 0 0 0 1	$V_{REF}$ (1/2048)
1 0 0 0 0 0 0 0 0 0 0	0
0 1 1 1 1 1 1 1 1 1 1	$-V_{REF}$ (1/2048)
0 0 0 0 0 0 0 0 0 0 1	$-V_{REF}$ (2047/2048)
0 0 0 0 0 0 0 0 0 0 0	$-V_{REF}$ (2048/2048)

### Daisy-Chaining 8143

Many applications use multiple serial input DACs that use numerous interconnecting lines for address decoding and data lines. In addition, they use some type of buffering to reduce loading on the bus. The 8143 is ideal for just such an application. It not only reduces the number of interconnecting lines, but also reduces bus loading. The 8143 can be daisy-chained with only three lines: one data line, one CLK and one load line, see Figure 19.

FIGURE 18. BIPOLAR OPERATION (4-QUADRANT, OFFSET BINARY)





FIGURE 19. MULTIPLE 8143S WITH THREE WIRE INTERFACE



### Analog/Digital Division

The transfer function for the 8143 connect is the multiplying mode as shown in Figures 16 and 17 is:

$$V_O = -V_{IN} \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots + \frac{A_{12}}{2^{12}}$$


where AX assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 20 and is:

$$V_O = \frac{V_{IN}}{\frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots + \frac{A_{12}}{2^{12}}}$$

The above transfer function is the division of an analog voltage (VREF) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON", the gain is 1 ( $\pm 1$  LSB). The gain becomes 4096 with the LSB, Bit 12, "ON".

FIGURE 20. ANALOG/DIGITAL DIVIDER



### Application Tips

In most applications, linearity depends on the potential of  $I_{OUT1}$ ,  $I_{OUT2}$ , and AGND (Pins 1, 2 and 3) being exactly equal to each other. In most applications, the DAC is connected to an external Op Amp with its noninverting input tied to ground (see Figures 16 and 17). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200 \mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The  $V_{DD}$  power supply should have a low noise level with no transients greater than 17V.

It is recommended that the digital input be taken to ground or  $V_{DD}$  via a high value (1 M $\Omega$ ) resistor, this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital input pass through the transition region (see Figure 4). The supply current decreases as the input voltage approaches the supply rails ( $V_{DD}$  or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.


### Interfacing to the MC6800

As shown in Figure, the 8143 may be interfaced to the 6800 by successively executing memory WRITE instruction while manipulating the data between WRITES, so that each WRITE presents the next bit.

In this example, the most significant bits are found in memory locations 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the DB<sub>7</sub> line.

The serial data loading is triggered by STB<sub>4</sub> which is asserted by a decoded memory WRITE to a memory location, R/ $\bar{W}$ , and f2. A WRITE to another address location transfers data from input register to DAC register.

FIGURE 21. MC6800 INTERFACE




### Interface to the 8085

The 8143's interface to the 8085 microprocessor is shown in Figure 22. Note that the microprocessor's SOD line is used to present data serially to the DAC.

Data is strobed into the 8143 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and WR. Data is loaded into the DAC register with a memory write instruction to another address location.

Serial data supplied to the 8143 must be present in the right-justified format in registers H and L of the microprocessor.


FIGURE 22. 8085 INTERFACE




### Interface to the 68000

Figure 23 shows the 8143 configured to the 68000 microprocessor. Serial data input is similar to that of the 6800 in Figure 21.

FIGURE 23. 8143 TO 68000  $\mu P$  INTERFACE





16 PIN RAD-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.115	0.135	0.150
b	0.015	0.017	0.019
c	0.004	0.005	0.007
D	0.407	0.415	0.423
E	0.275	0.280	0.285
E1	--	--	0.500
E2	0.150	0.156	0.162
E3	0.030	0.062	--
e	0.050 BSC		
L	0.325	0.335	0.345
Q	0.020	0.033	0.045
S1	0.005	0.024	0.045
N	16		

F16-01

Note: All Dimensions in inches

**Important Notice:**

These data sheets are created using the chip manufacturer's published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

