



GEMAC

Gesellschaft für
Mikroelektronikanwendung Chemnitz mbH

AIP40

Data Sheet

Version: 1.40
Date: 25.01.2011

GEMAC mbH · Zwickauer Straße 227 · 09116 Chemnitz · Germany
Telephone: +49 371 3377 – 0 · Telefax: +49 371 3377 – 272
eMail: interpolation@gemac-chemnitz.de · Web: www.gemac-chemnitz.de

Revision History

<i>Date</i>	<i>Revision</i>	<i>Changes</i>
07.12.05	1.00	Data Sheet
19.12.05	1.10	RoHS Version
10.02.06	1.20	Update
19.09.06	1.30	Update Application Notes
25.01.11	1.40	Change Boundaries of V(V0)

© Copyright 2011 GEMAC mbH

This document is subject to alterations without any notice.

We constantly work to further develop our products. We reserve any changes of scope of delivery in shape, equipment and technology to ourselves. No claim can be the details, illustrations and descriptions in this document. Any kind of duplication, reprocessing and translation of this document as well as excerpts from it requires the written permission of the GEMAC mbH.

All rights according to the copyright remain explicitly reserved for GEMAC mbH.



Table of Contents

1 Overview	5
2 Features	5
3 Pinning	6
4 Configuration	7
5 Functional Description	8
5.1 Input Amplifier	8
5.2 Interpolation	8
5.3 Hysteresis	9
5.4 Edge Distance Control	10
6 Parameters	11
7 Ordering Information	12
8 Package	13
9 Application Notes	14
9.1 General Information	14
9.2 4-State Logic	14
9.3 Sensor Adjustment	15
9.4 Application circuits	16

Contents of Tables

Table 1	Pinning	6
Table 2	Configuration interpolation	7
Table 3	Configuration input amplifier	7
Table 4	Configuration hysteresis	7
Table 5	Configuration edge distance	7
Table 6	Description Input Amplifier	8
Table 7	Reference Point Signal	8
Table 8	Absolute Maximum Ratings	11
Table 9	Operating Conditions	11
Table 10	Parameters Analogue	11
Table 11	Parameters Interpolation	11
Table 12	Parameters Configuration / Parameters Digital	12

Contents of Figures

Figure 1	Block diagram.....	5
Figure 2	Input Signals Instrumentation Amplifier	8
Figure 2	Input Signals Instrumentation Amplifier	8
Figure 4	Input Signals Interpolation.....	9
Figure 5	Output Signals Interpolation.....	9
Figure 6	Digital Hysteresis.....	9
Figure 7	Minimum Edge Distance.....	10
Figure 8	Configuration A/B-edge distance.....	10
Figure 9	Dependence of the A/B-edge distance from the supply voltage	10
Figure 10	Package.....	13

3 Pinning




Table 1 Pinning

Pin	Name	Type	Meaning
1	COSP	Input analogue	Input cosine positive
2	REFN	Input analogue	Input reference signal negative
3	REFP	Input analogue	Input reference signal positive
4	CFG1	Configuration digital (4-state)	Configuration of the interpolation
5	CFG0	Configuration digital (4-state)	Configuration of the interpolation
6	GAIN	Configuration digital (4-state)	Gain adjustment
7	AVDD	Power	Supply voltage +5V analogue
8	GND	Power	Ground analogue and digital
9	DVDD	Power	Supply voltage +5V digital
10	Z	Output digital	Output reference signal (index)
11	B	Output digital	Incremental output B
12	A	Output digital	Incremental output A
13	RT	Configuration analogue/digital	Configuration of the minimum A/B-edge distance
14	RHYST	Configuration analogue/digital	Configuration of analogue and digital hysteresis
15	V0	Output analogue	Reference voltage 2.25V
16	SMON	Output analogue	Monitoring signal sine
17	CMON	Output analogue	Monitoring signal cosine
18	SINN	Input analogue	Input sine negative
19	SINP	Input analogue	Input sine positive
20	COSN	Input analogue	Input cosine negative

4 Configuration

Table 2 Configuration interpolation

CFG1	CFG0	IRATE	Number of square wave periods	Output Z	Input frequency
GND	GND	40-fold	10 periods	1 increment	$\leq 600\text{kHz}$
GND	AVDD	32-fold	8 periods	1 increment	$\leq 750\text{kHz}$
GND	V0	20-fold	5 periods	1 increment	$\leq 1200\text{kHz}$
GND	Open	16-fold	4 periods	1 increment	$\leq 1200\text{kHz}$
AVDD	GND	40-fold	10 periods	4 increments	$\leq 600\text{kHz}$
AVDD	AVDD	32-fold	8 periods	4 increments	$\leq 750\text{kHz}$
AVDD	V0	20-fold	5 periods	4 increments	$\leq 1200\text{kHz}$
AVDD	Open	16-fold	4 periods	4 increments	$\leq 1200\text{kHz}$
V0	GND	8-fold	2 periods	1 increment	$\leq 1200\text{kHz}$
V0	AVDD	4-fold	1 period	1 increment	$\leq 1200\text{kHz}$
V0	V0	Reserved			
V0	Open	Reserved			
Open	GND	8-fold	2 periods	4 increments	$\leq 1200\text{kHz}$
Open	AVDD	4-fold	1 period	4 increments	$\leq 1200\text{kHz}$
Open	V0	Reserved			
Open	Open	Reserved			

① The interpolation rate (IRATE) is the number of increments in which the period of the input signals is split. These are the number of edges at the output signals A and B. The number of square wave periods at these outputs is $\frac{1}{4}$ of the interpolation rate.

Table 3 Configuration input amplifier

GAIN	Amplitude		
	Minimum	Nominal	Maximum
GND	$0.6V_{pp}$	$1.0V_{pp}$	$1.2V_{pp}$
AVDD	$400mV_{pp}$	$666mV_{pp}$	$800mV_{pp}$
V0	$320mV_{pp}$	$530mV_{pp}$	$640mV_{pp}$
Open	$50mV_{pp}$	$80mV_{pp}$	$100mV_{pp}$

Table 4 Configuration hysteresis

RHYST	Hysteresis analogue	Hysteresis digital
Resistor R to GND	$U_{Hyst} = f(R)$	Deactivated
Resistor R to AVDD	$U_{Hyst} = f(R)$	1/40 sine period (IRATE = 40/20) 1/32 sine period (IRATE = 32/16/8/4)

Table 5 Configuration edge distance

RT	Minimum A/B-edge distance t_{pp}		
	Minimum	Nominal	Maximum
Resistor R to GND	25ns	$T_{pp} = f(R)$	1700ns
Resistor R to AVDD (Mode TPP30)	26ns	33ns	40ns

5 Functional Description

5.1 Input Amplifier

The AIP40 includes three instrumentation amplifiers with adjustable gain factors. Sensors with voltage output signals as well as measuring bridges can be connected directly. Current sensors can be adapted via a simple circuit. The IC is able to process single-ended as well as differential signals. The gain setting happens using the pin **GAIN**, which is connected to **GND**, **DVDD**, **V0** or is left open. The chosen gain is identical for all signals of the sensor (sine, cosine, index/reference). To adapt the AIP40 to specific sensors the reference voltage of the instrumentation amplifier is provided at pin **V0**.




Figure 2 Input Signals Instrumentation Amplifier




Figure 3 Reference Point Comparator

Table 6 Description Input Amplifier

Pin GAIN	GND	AVDD	V0	Open
Input voltage for differential input ¹⁾ (mV _{pp})	500	333	265	40
Input voltage U_{Diff} nominal (mV _{pp})	1000	666	530	80
Input voltage range for U_{Diff} (mV _{pp})	600-1200	400-800	320-640	60-100
Lower reference point comparator threshold (mV nominal)	12	8	6	1
Upper reference point comparator threshold (mV nominal)	30	20	15	3

1) at each of the inputs **SINP**, **SINN**, **COSP**, **COSN**

❶ In case of using the IC with a nominal input voltage of 80mV_{pp}, an external offset adjustment for sine, cosine and reference is recommended.

5.2 Interpolation

The periods of the analogue signals sine (**SIN**) and cosine (**COS**) will be interpolated and output as 90 degrees phase shift square waves at the pins **A** and **B**. If a counter is connected which is able to realise a 4-fold evaluation the input signal will be split in up to 40 increments. The width of the reference pulse **Z** at the output is selectable between 1/4 and 1 period of the signals **A** and **B**. The reference/index signal will be generated if the analogue signals sine and cosine have a phase angle of 45 degrees. At the same time the difference voltage at the reference inputs **REFP** and **REFN** must be beyond the thresholds. If the IC was configured for an output pulse width of one increment, the outputs **A** and **B** have to be high additionally.

Table 7 Reference Point Signal

IRATE	Phase angle reference signal Z	
	Width = 1 Increment = 1/4 period	Width = 4 Increments = 1 period
40-fold	45° ... 54°	36° ... 72°
32-fold	45° ... 56.25°	33.75° ... 78.75°
20-fold	36° ... 54°	18° ... 90°
16-fold	33.75 ... 56.25°	11.25° ... 101.25°
8-fold	22.5° ... 67.5°	-22.5° ... 157.5° resp. like REFP/REFN
4-fold	0 ... 90°	Like the signals REFP/REFN

❶ The position of the reference signal **Z** at the output is shift if the digital hysteresis is active. For interpolation rates 40 and 20 this shift is 1/40 of the sine period = 9°, and for all other rates the shift is 1/32 of the sine period = 11.25°.

Forward: cosine before sine




Figure 4 Input Signals Interpolation




Figure 5 Output Signals Interpolation

5.3 Hysteresis

For eliminating the edge noise at lower input frequencies and at standstill an analogue and a digital hysteresis can be configured. The value of the analogue hysteresis is defined by the resistor at the pin `RHYST`. So a noise reduction for real time systems is possible without losing the synchronisation between input and output signals. If the digital hysteresis at the pin `RHYST` is active, the switching of the outputs in case of static input signals is eliminated. All output signals are delayed for one angle increment (9 degrees resp. 11.25 degrees)

The following figure shows the consequences of the digital hysteresis in case of a change of direction at the example of an interpolation rate 16 edges per period.




Figure 6 Digital Hysteresis

5.4 Edge Distance Control

The minimum distance t_{pp} at which the output signals A and B can switch is adjustable. After the switching of one of the outputs the following edge of the other signal occurs if the time t_{pp} was passed. So a following counter is able to count without error also in case of fast distortions. But there is no synchronisation with a clock. Usually the edges are generated without a delay.

The maximum input frequency is defined by the minimum A/B-edge distance and the interpolation rate. It is limited by errors of the input signals. An exceeding of this frequency is signalled by the same time switching of the outputs A and B. If the input frequency is higher than three times of the selected maximum frequency the behaviour of the outputs A, B and Z is not defined.




Figure 7 Minimum Edge Distance

The configuration of the minimum edge distance can be done using the pin RT . A resistor to GND defines the time in the range of 30ns to 1ms. It has to be observed that this time can vary depending on exemplar and supply voltage. If the pin RT is connected to $AVDD$, the IC runs with the minimum A/B-edge distance of 33ns (Mode $TPP30$). This time can vary between 26ns and 40ns.




Figure 8 Configuration A/B-edge distance




Figure 9 Dependence of the A/B-edge distance from the supply voltage

6 Parameters

Table 8 Absolute Maximum Ratings

Symbol	Parameter	Min.	Typical	Max.	Unit
VDD	Supply voltage			7.0 ³⁾	V
TJ	Operating temperature	-40		120	°C
TS	Storage temperature	-55		150	°C
V(AIN)	Voltage at the analogue inputs ¹⁾	-0.3		AVDD+0.3	V
V(CFG)	Voltage at the configuration inputs ²⁾	-0.3		AVDD+0.3	V

¹⁾ Pins SINP, SINN, COSP, COSN, REFP, REFN²⁾ Pins RT, RHYST, GAIN, CFG0, CFG1³⁾ t < 250ms, T < 60°C

Table 9 Operating Conditions

Symbol	Parameter	Min.	Typical	Max.	Unit
VDD	Supply voltage	4.5	5.0	5.5 ¹⁾	V
I(AVDD)	Current consumption analogue		25	33	mA
I(DVDD)	Current consumption digital		3	5	mA
TOP	Operating temperature	-40 ¹⁾		120	°C

¹⁾ Minimal temperature and maximal voltage are not allowed at the same time; If TOP < -15°C then VDD must be ≤ 5.25V

Table 10 Parameters Analogue

Symbol	Parameter	Min.	Typical	Max.	Unit
Z(AIN)	Input impedance		1GΩ 8pF		
Gain	Gain (see table)	98	100	102	%
VMON	AC-Voltage at s_{MON} and c_{MON} nominal		2.4		V _{pp}
fg	Cut-off-frequency (attenuation 1dB) @ GAIN = GND/VCC/V0	1200			kHz
fg(80mV)	Cut-off-frequency (attenuation 1dB) @ GAIN = open (80mV _{pp})	250			kHz
Vos	Input offset voltage	-20		20	mV
φ(AIN)	Phase shift SIN/COS (f = 600kHz, GAIN = GND/VCC/V0)			30	°
VCM	Common mode input voltage range	0		3.7	V
CMRR	Common mode rejection ratio (@ f < 1kHz, GAIN = GND)	50			dB
U(V0)	Voltage at pin V0	2.10	2.25	2.40	V
VTH(REFL)	Lower threshold reference/index comparator		1.2		%VINNOM ¹⁾
VTH(REFH)	Upper threshold reference/index comparator		3		%VINNOM ¹⁾
I(V0)	Output current at pin V0			0.5	mA

¹⁾ Nominal value of the differential voltage SINP-SINN resp.. COSP-COSN

Table 11 Parameters Interpolation

Symbol	Parameter	Min.	Typical	Max.	Unit
fIP_40	Input frequency @ IR = 40, GAIN = GND/VCC/V0	0		600	kHz
fIP_32	Input frequency @ IR = 32, GAIN = GND/VCC/V0	0		750	kHz
fIP	Input frequency @ IR = 20/16/8/4, GAIN = GND/VCC/V0	0		1200	kHz
fIP_80mV	Input frequency @ GAIN = open	0		250	kHz
EABS	Absolute angle error ¹⁾		± 0.5	± 0.9	Increments
EDIFF	Differential angle error ¹⁾		± 0.3	± 0.4	Increments
Tpp(L)	Minimum edge distance @ Pin RT = L	25		1700	ns
Tpp(H)	Minimum edge distance @ Pin RT = H	26	33	40	ns

¹⁾ Input voltage range 1V_{pp}

Table 12 Parameters Configuration / Parameters Digital

Symbol	Parameter	Min.	Typical	Max.	Unit
VOH	Output voltage H ¹⁾	80			%DVDD
VOL	Output voltage L ¹⁾			0.4	V
I(DIG)	Output current digital ¹⁾			4	mA
VTH(L-O)	Threshold voltage L / open ²⁾	7	10	13	%DVDD
VTH(O-V0)	Threshold voltage open / V0 ²⁾	33	36	39	%DVDD
VTH(V0-H)	Threshold voltage V0 / H ²⁾	87	90	93	%DVDD
V(CFG0)	Clamping voltage if open ²⁾	1.10	1.15	1.20	V
VTH(RHyst)	Threshold voltage L/H, Pin RHYST		50		%DVDD
VTH(RT)	Threshold voltage L/H, Pin RT		85		%DVDD
R(RHYST)	Configuration resistor hysteresis	47	250	250	kΩ
R(RT)	Configuration resistor edge distance	4		200	kΩ

1) Pins A, B, Z

2) Pins CFG0,CFG1,GAIN


7 Ordering Information

Interpolation IC GC-AIP40, TSSOP20, RoHS conform

Item Number: PR-43800-50



8 Package



Notes:

- All dimensions are in millimeters (angles in degrees)
- Dimensioning and tolerancing per ASME Y14.5M – 1994
- Dimension 'D' does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- Dimension 'E1' does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm total in excess of the 'b' dimension at maximum material condition. Dambar can not be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm for 0.5 mm pitch packages.
- Terminal numbers are shown for reference only.
- Datums -A- and -B- to be determined at datum plane -H-.
- Dimensions 'D' and 'E1' are to be determined at datum plane -H-.
- This dimension applies only to variations with an even number of leads per side, the „center“ lead must be coincident with the package centerline, datum A.
- Cross section A-A to be determined at 0.10 to 0.25 mm from the leadtip.
- This variation is not registered with JEDEC.

9 Application Notes

9.1 General Information

- All IC-inputs have to be connected to a defined level
- Blocking capacitors are required at pins AVDD and DVDD.
- A 100nF capacitor is required at pin V0.
- In case of open pins CFG1 or CFG0, the wiring length has to be shorter than $\leq 10\text{cm}$ at these pins, otherwise an additional 1nF capacitor has to be connected to the IC-pin directly.

9.2 4-State Logic

In order to bring together all possibilities for configuration with a small package size, the AIP40 contains 4-state logic pins. Normally these pins are controlled via soldering pads to minimize PCB-space. If the system includes a microcontroller, connection possibilities are available as follows:

Version 1 – Two CMOS controller pins, able to tristate

Connect Pin A to configuration pin directly, connect Pin B to configuration pin via a resistor of 68...75 K Ω .

Pin A	Pin B	Voltage at configuration pin	State
L	Z	<0.4V	Low
H	Z	>4.7V	High
Z	Z	about 1.15V	open
Z	H	about 2.5V – 3.5V	V0

Version 2 – One controller pin; renunciation of configuration possibilities

By controlling each configuration pin directly by one controller pin, AIP40 configurations can be activated as follows:

Interpolation rate	Output Z	Digital controlled	Digital and tristate controlled
40	1 Inkrement	√	√
32	1 Inkrement	√	√
20	1 Inkrement		
16	1 Inkrement		√
8	1 Inkrement		
4	1 Inkrement		
40	4 Inkrement	√	√
32	4 Inkrement	√	√
20	4 Inkrement		
16	4 Inkrement		√
8	4 Inkrement		√
4	4 Inkrement		√


Amplitude (nominal)	Digital controlled	Digital and tristate controlled
1 V _{pp}	√	√
666mV _{pp}	√	√
530mV _{pp}		
80mV _{pp}		√

9.3 Sensor Adjustment

To check and adjust the sensor, the output signals of the instrumentation amplifier are monitored at the pins *SMON* and *CMON*. For fine tuning of the sensor signals the output signals *A*, *B* and *Z* can be used. For this the IC has to run with interpolation rate *IRATE*= 4-fold resp. *IRATE*= 8-fold.


No.	Setting	Mode	CFG1	CFG0	Instruction
1	Amplitude sine /cosine	any	any	any	Measurement at the pins <i>SMON</i> and <i>CMON</i> Adjust sensor until both amplitudes are approx. 2.4 V _{pp}
2	Offset cosine	IR: 4-fold Z: 4 inc.	Open	AVDD	Moving of the sensor; Measurement at pin <i>A</i> Adjust sensor until duty cycle at <i>A</i> is 50% of periode on <i>CMON</i> .
3	Offset sine	IR: 4-fold Z: 4 inc.	Open	AVDD	Moving of the sensor; Measurement at pin <i>B</i> Adjust sensor until duty cycle at <i>B</i> is 50% of periode on <i>SMON</i> .
4	Reference	IR: 4-fold Z: 4 inc.	Open	AVDD	Moving of the sensor; Measurement at pin <i>Z</i> Adjustment until signal width is approximately the period of the sine signal
6	Amplitude ratio sine/cosine	IR: 8-fold Z: 4 inc.	Open	GND	Moving of the sensor; Measurement at <i>A</i> or <i>B</i> Adjustment until all edges uniformly distributed within the sine periode (duty cycle <i>A/B</i> is 50%)

9.4 Application circuits




Sensor with differential outputs

- Setting of GAIN-pin is defined by the amplitude of the input signals.
- Reference level V0 is generated internal.




Sensor with Single-ended outputs

- Setting of GAIN-pin is defined by the amplitude of the input signals.
- Reference level V0 is generated **by sensor** (Source level).



Sensor with Single-ended outputs


- Setting of GAIN-pin is defined by the amplitude of the input signals.
- Reference level V0 is generated **by the AIP40** (Dest level).
- The maximal current at pin V0 is 500μA.



Sensor with current outputs or sensor containing photodiodes


- GAIN-pin has to set an amplitude of 530mV nominal. (connect to V0)
- External resistors between input signals and V0-pin are required.
- Shown resistor value of R=25kΩ is suitable for an amplitude of 11μA_{pp}. It has to be adjusted to the given sensor:

$$R = 530\text{mV} / (2 \cdot I_{\text{nom}})$$




Sensor without reference signals

- A defined state at Z-output (active or inactive) will set via the pins REFP and REFN




Configuration

- The pins GAIN, CFG0 and CFG1 are set by a 4-value logic. To choose a configuration each of this pins can left open or can be connected to 3 different levels (VCC, GND, V0).
- Please refer chapter "Configuration" for a detailed description.



Square wave outputs


- The outputs A, B and Z are CMOS outputs which can drive max. 4 mA. To realize a RS422-interface an external line-driver is required.



A/B-edge distance and hysteresis

- To configure the minimal A/B-edge distance and the a digital and analogue hysteresis the shown circuit is used for.
- Further information can be found in the chapters 5.3 and 5.4.


Sensor with anti-parallel photodiodes Possibility of adjustment for amplitude equality



- To avoid distortions the nominal amplitude of the AIP40 has to be set to 530mV_{pp} or 80mV_{pp} for this kind of sensors
- The amplitude equality is adjusted by changing the amplitude of the cosine signal. The pins *SMON* and *CMON* are used for the measurement.
- The shown resistor values are valid for sensors of 10μA_{pp} and an AIP40 nominal amplitude of 530mV_{pp}.
- The resistor value is given by: $R = V_{nom} / (2 \cdot I_{nom})$ and $P_{Ampl} \approx 1.5 \cdot R$

Sensor amplitude / Nominal amplitude AIP40	80mV _{pp}	530mV _{pp}
11μA _{pp}	R = 3.6k / P _{Ampl} = 5k	R = 24k / P_{Ampl} = 33k
16μA _{pp}	R = 2.5k / P _{Ampl} = 3.9k	R = 18k / P _{Ampl} = 27k


Photodiode array with common cathode / common anode Possibilities of adjustment for amplitude equality and offset



- First the amplitude equality has to be adjusted by changing the amplitude of the cosine signal. Then the offset for both signals can be adjusted. The pins *SMON* and *CMON* are used for the measurement.
- The shown resistor values are valid for sensors of 0.5μA_{pp} and an AIP40 nominal amplitude of 530mV_{pp}.
- The resistor value is given by: $R = V_{nom} / (2 \cdot I_{nom})$. This resistor is partly designed as a potentiometer for the adjustment of the offset: $P_{Offs} \approx R$; $R_{FIX} = R \cdot 1/2 P_{Offs}$; $P_{Ampl} \approx 1.5 \cdot R_{FIX}$


Sensor amplitude / Nominal amplitude AIP40	80mV _{pp}	530mV _{pp}
0.5μA _{pp}	R _{FIX} = 30k / P _{Offs} = 100k / P _{Ampl} = 47k	R_{FIX} = 300k / P_{Offs} = 470k / P_{Ampl} = 470k
11μA _{pp}	R _{FIX} = 1.2k / P _{Offs} = 5k / P _{Ampl} = 2k	R _{FIX} = 13k / P _{Offs} = 22k / P _{Ampl} = 22k

Sensors with a nominal amplitude of $2V_{pp}$



- The input amplitude of the AIP40 is set to 1Vpp nominal at pin `GAIN`
- External resistors between the input signals and pin `V0` are used as voltage divider for the sensor signals. The amplitude of the sensor signals will be divided by 2.

Standard application



Sensor input single-ended
Source level is provided by the AIP40