Low Power, 1.62V to 3.63V, 10MHz TO 40MHz, 1:2 Oscillator Fanout Buffer

FEATURES

- Advanced Oscillator Design for Wide Frequency Coverage
- 2 LVCMOS Outputs
- 8 mA Output Drive Strength
- Input/Output Frequency:
  - o Fundamental Crystal: 10MHz to 40MHz
- Very Low Jitter and Phase Noise
- Low Current Consumption
- Single 1.62V to 3.63V Power Supply
- Available in DFN-6L GREEN/RoHS Compliant Package

DESCRIPTION

The PL135-27 is an advanced oscillator fanout buffer design for high performance, low-power, small form-factor applications. The PL135-27 accepts a fundamental crystal input of 10MHz to 40MHz and produces two LVCMOS outputs of the same frequency. The PL135-27 is designed to fit in a small 2 x 1.3mm DFN package, and offers the best phase noise and jitter performance and lowest power consumption of any comparable IC.

PACKAGE PIN CONFIGURATION



DFN-6L
(2.0 x 1.3 x 0.6mm)

BLOCK DIAGRAM



Low Power, 1.62V to 3.63V, 10MHz TO 40MHz, 1:2 Oscillator Fanout Buffer

PACKAGE PIN ASSIGNMENT

Name	Package Pin # DFN-6L	Type	Description
XIN	1	I	Crystal input
CLK1	2	O	Clock output
GND	3	P	GND connection
CLK0	4	O	Clock output
VDD	5	P	V_{DD} connection
XOUT	6	O	Crystal output

LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

Signal Integrity and Termination Considerations

- Keep traces short!

- Trace = Inductor. With a capacitive load this equals ringing!

- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).

- Design long traces as “striplines” or “microstrips” with defined impedance.

- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the V_{DD} pin(s) to limit noise from the power supply

- Multiple V_{DD} pins should be decoupled separately for best performance.

- Addition of a ferrite bead in series with V_{DD} can help prevent noise from other board sources

- Value of decoupling capacitor is frequency dependant. Typical value to use is 0.1μF.

Typical CMOS termination

Place Series Resistor as close as possible to CMOS output



Crystal Tuning Circuit

Series and parallel capacitors used to fine tune the crystal load to the circuit load.



CST – Series Capacitor, used to lower circuit load to match crystal load. Raises frequency offset. This can be eliminated by using a crystal with a Cload of equal or greater value than the oscillator.
CPT – Parallel Capacitors, Used to raise the circuit load to match the crystal load. Lowers frequency offset.

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V_{DD}	-0.5	4.6	V
Input Voltage Range	V_I	-0.5	V_{DD}+0.5	V
Output Voltage Range	V_O	-0.5	V_{DD}+0.5	V
Storage Temperature	T_S	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Input Frequency	Fundamental crystal	10		40	MHz
Settling Time	At Power-Up ($V_{DD} \geq$ 1.62V)			2	ms
V_{DD} Sensitivity	Frequency vs. V_{DD}, ±10%	-0.5		0.5	ppm
Output Rise Time	15pF Load, 10/90% V_{DD}, 3.3V		2	3	ns
Output Fall Time	15pF Load, 90/10% V_{DD}, 3.3V		2	3	ns
Output to Output Skew	Under all conditions			500	ps
Duty Cycle	Under all conditions	45	50	55	%

DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current, Dynamic	I_{DD}	V_{DD} = 3.3V, 25MHz, No Load		1.6		mA
		V_{DD} = 2.5V, 25MHz, No Load		1.2		mA
		V_{DD} = 1.8V, 25MHz, No Load		0.9		mA
Operating Voltage	V_{DD}		1.62		3.63	V
Output Low Voltage	V_{OL}	I_{OL} = +4mA, 3.3V			0.4	V
Output High Voltage	V_{OH}	I_{OH} = -4mA, 3.3V	2.4			V
Output Current	I_{OSD}	V_{OL} = 0.4V, V_{OH} = 2.4V	8			mA

Low Power, 1.62V to 3.63V, 10MHz TO 40MHz, 1:2 Oscillator Fanout Buffer

CRYSTAL SPECIFICATIONS

PARAMETERS		SYMBOL	MIN.	TYP.	MAX.	UNITS
Fundamental Crystal Resonator Frequency		F_{XIN}	10		40	MHz
Crystal Loading Rating		$C_{L\ (xtal)}$		12		pF
Operating Drive Level				0.1	2	mW
Metal Can Crystal	Shunt Capacitance	C0			5.5	pF
	ESR Max	ESR			40	
Small SMD Crystal	Shunt Capacitance	C0			2.5	pF
	ESR Max	ESR			60	

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

DFN-6L

Symbol	Dimension in MM	
	Min.	Max.
A	0.45	0.60
A1	0.00	0.05
A3	0.152	0.152
b	0.15	0.25
e	0.40BSC	
D	1.25	1.35
E	1.95	2.05
D1	0.75	0.85
E1	0.95	1.05
L	0.20	0.30



ORDERING INFORMATION (GREEN PACKAGE)

For part ordering, please contact our Sales Department:
2880 Zanker Rd., San Jose, CA 95134, USA
Tel: (408) 571-1668 Fax: (408) 571-1688

PART NUMBER

The order number for this device is a combination of the following:
Part number, Package type and Operating temperature range



Part/Order Number	Marking	Package Option
PL135-27GC-R	J27 LLL	6-Pin DFN (Tape and Reel)

***Note:LLL designates lot number**

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf