



ML3356 Wideband FSK Receiver

Legacy Device: Motorola MC3356


The ML3356 includes Oscillator, Mixer, Limiting IF Amplifier, Quadrature Detector, Audio Buffer, Squelch, Meter Drive, Squelch Status output, and Data Shaper comparator. The ML3356 is designed for use in digital data communciations equipment.

- Data Rates up to 500 kilobaud
- Excellent Sensitivity: 3 dB Limiting Sensitivity 30 μVrms @ 100 MHz
- Highly Versatile, Full Function Device, yet Few External Parts are Required
- Down Converter Can be Used Independently Similar to NE602
 Operating Temperature Range T_A = -40° to +85°C





Note: Lansdale lead free (Pb) product, as it becomes available, will be identified by a part number prefix change from ML to MLE.



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC(max)}	15	Vdc
Operating Power Supply Voltage Range (Pins 6, 10)	V _{CC}	3.0 to 9.0	Vdc
Operating RF Supply Voltage Range (Pin 4)	RF V _{CC}	3.0 to 12.0	Vdc
Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range	TA	– 40 to + 85	°C
Storage Temperature Range	T _{stg}	- 65 to + 150	°C
Power Dissipation, Package Rating	PD	1.25	W

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, f_0 = 100 MHz, f_{OSC} = 110.7 MHz, Δf = ±75 kHz, f_{mod} = 1.0 kHz, 50 Ω source, T_A = 25°C, test circuit of Figure 2, unless otherwise noted.)

Characteristics	Min	Тур	Max	Unit
Drain Current Total, RF V _{CC} and V _{CC}	_	20	25	mAdc
Input for – 3 dB limiting	_	30	_	μVrms
Input for 50 dB quieting $\left(\frac{S+N}{N}\right)$	_	60	_	μVrms
Mixer Voltage Gain, Pin 20 to Pin 5	2.5	_	_	v _{/v}
Mixer Input Resistance, 100 MHz	_	260	_	Ω
Mixer Input Capacitance, 100 MHz	_	5.0	_	pF
Mixer/Oscillator Frequency Range (Note 1)	-	0.2 to 150	-	MHz
IF/Quadrature Detector Frequency Range (Note 1)	_	0.2 to 50	_	MHz
AM Rejection (30% AM, RF V _{in} = 1.0 mVrms)	_	50	_	dB
Demodulator Output, Pin 13	_	0.5	_	Vrms
Meter Drive	_	7.0	-	μA/dB
Squelch Threshold	_	0.8	_	Vdc

NOTE: 1. Not taken in Test Circuit of Figure 2; new component values required.

Figure 2. Test Circuit Squelch Demod Status Out Data Output 130 k 47 k 18 k 100 MHz 3.0 10 k 0.01 470 0.01 · -----390 k ≥ 51 15 RF Input Ground Data Comp(+) Comp(-) Squelch Squelch Demod Demod Quad Output Out Filter $L1-110.7~MHz,\,0.4~\mu H$ 7T #22, 3/16 Form 150 pF w/slug & can L2 – 10.7 MHz, 1.5 μH osc OSC RF RF Mixer Limiter Limiter Quad Limiter 20T #30, 3/16 Form Gnd EM. COL Vcc Out V_{CC} Input Bias Bias Bias w/slug & can 6 10 T1 – muRata SFE10.7 MA5-Z 5.6 pF 0.01 **KYOCERA** 330 KBF10.7MN-MA 15 pF = VCC T1 0.01 330 5 Vdc

Figure 3. Output Components of Signal, Noise, and Distortion





Figure 4. Meter Current versus Signal Input



GENERAL DESCRIPTION

This device is intended for single and double conversion VHF receiver systems, primarily for FSK data transmission up to 500 K baud (250 kHz). It contains an oscillator, mixer, limiting IF, quadrature detector, signal strength meter drive, and data shaping amplifier.

The oscillator is a common base Colpitts type which can be crystal controlled, as shown in Figure 1, or L–C controlled as shown in figure 8. At higher V_{CC}, it has been operated as high as 200 MHz. A mixer/oscillator voltage gain of 2 up to approximately 150 MHz, is readily achievable.

The mixer functions well from an input signal of $10~\mu Vrms$, below which the squelch is unpredictable, up to about 10~mVrms, before any evidence of overload. Operation up to 1.0~Vrms input is permitted, but non–linearity of the meter output is incurred, and some oscillator pulling is suspected. The AM rejection above 10~mVrms is degraded.

The limiting IF is a high frequency type, capable of being operated up to 50 MHz. It is expected to be used at 10.7 MHz in most cases, due to the availability of standard ceramic resonators. The quadrature detector is internally coupled to the IF, and a 5.0 pF quadrature capacitor is internally provided. The -3dB limiting sensitivity of the IF itself is approximately 50 μ V (at Pin 7), and the IF can accept signals up to 1.0 Vrms without distortion or change of detector quiescent DC level.

The IF is unusual in that each of the last 5 stages of the 6 state limiter contains a signal strength sensitive, current sinking device. These are parallel connected and buffered to produce a signal strength meter drive which is fairly linear for IF input signals of $10 \, \mu V$ to $100 \, mV rms$ (see Figure 4).

A simple squelch arrangement is provided whereby the meter current flowing through the meter load resistance flips a comparator at about 0.8 Vdc above ground. The signal strength at which this occurs can be adjusted by changing the

meter load resistor. The comparator (+) input and output are available to permit control of hysteresis. Good positive action can be obtained for IF input signals of above 30 $\mu V rms$. The 130 $k\Omega$ resistor shown in the test circuit provides a small amount of hysteresis. Its connection between the 3.3k resistor to ground and the 3.0 k pot, permits adjustment of squelch level without changing the amount of hysteresis.

The squelch is internally connected to both the quadrature detector and the data shaper. The quadrature detector output, when squelched, goes to a DC level approximately equal to the zero signal level unsquelched. The squelch causes the data shaper to produce a high (V_{CC}) output.

The data shaper is a complete "floating" comparator, with back to back diodes across its inputs. The output of the quadrature detector can be fed directly to either input of this amplifier to produce an output that is either at V_{CC} or V_{EE}, depending upon the received frequency. The impedance of the biasing can be varied to produce an amplifier which "follows" frequency detuning to some degree, to prevent data pulse width changes.

When the data shaper is driven directly from the demodulator output, Pin 13, there may be distortion at Pin 13 due to the diodes, but this is not important in the data application. A useful note in relating high/low input frequency to logic state: low IF frequency corresponds to low demodulator output. If the oscillator is above the incoming RF frequency, then high RF frequency will produce a logic low (input to (+) input of Data Shaper as shown in Figures 1 and 2).

APPLICATION NOTES

The ML3356 is a high frequency/high gain receiver that requires following certain layout techniques in designing a stable circuit configuration. The objective is to minimize or eliminate, if possible, any unwanted feedback.

Legacy Applications Information




Figure 5. Application with Fixed Bias on Data Shaper

APPLICATION NOTES (continued)

Shielding, which includes the placement of input and output components, is important in minimizing electrostatic or electromagnetic coupling. The ML3356 has its pin connections such that the circuit designer can place the critical input and output circuits on opposite ends of the chip. Shielding is normally required for inductors in tuned circuits.

The ML3356 has a separate V_{CC} and ground for the RF and IF sections which allows good external circuit isolation by minimizing common ground paths.


Note that the circuits of Figures 1 and 2 have RF, Oscillator, and IF circuits predominantly referenced to the plus supply rails. Figure 5, on the other hand, shows a suitable means of ground referencing. The two methods produce identical results when carefully executed. It is important to treat Pin 19 as a ground node for either approach. The RF input should be "grounded" to Pin 1 and then the input and the mixer/oscillator grounds (or RF VCC bypasses) should be connected by a

low inductance path to Pin 19. IF and detector sections should also have their bypasses returned by a separate path to Pin 19. V_{CC} and RF V_{CC} can be decoupled to minimize feedback, although the configuration of Figure 2 shows a successful implementation on a common 5.0 V supply. Once again, the message is: define a supply node and a ground node and return each section to those nodes by separate, low impedance paths.

The test circuit of Figure 2 has a 3 dB limiting level of 30 μ V which can be lowered 6 db by a 1:2 untuned transformer at the input as shown in Figures 5 and 6. For applications that require additional sensitivity, an RF amplifier can be added, but with no greater than 20 db gain. This will give a 2.0 to 2.5 μ V sensitivity and any additional gain will reduce receiver dynamic range without improving its sensitivity. Although the test circuit operates at 5.0 V, the mixer/oscillator optimum performance is at 8.0 V to 12 V. A minimum of 8.0 V is recommended in high frequency applications (above 150 MHz), or in PLL applications where the oscillator drives a prescaler.

Legacy Applications Information

Figure 6. Application with Self-Adjusting Bias on Data Shaper



APPLICATION NOTES (continued)


Depending on the external circuit, inverted or noninverted data is available at Pin 18. Inverted data makes the higher frequency in the FSK signal a "one" when the local oscillator is above the incoming RF. Figure 5 schematic shows the comparator with hysteresis. In this circuit the DC reference voltage at Pin 17 is about the same as the demodulated output voltage (Pin 13) when no signal is present. This type circuit is preferred for systems where the data rates can drop to zero. Some systems have a low frequency limit on the data rate, such as systems using the MC3850 ACIA that has a start or

stop bit. This defines the low frequency limit that can appear in the data stream. Figure 5 circuit can then be changed to a circuit configuration as shown in Figure 6. In Figure 6 the reference voltage for the comparator is derived from the demodulator output through a low pass circuit where τ is much lower than the lowest frequency data rate. This and similar circuits will compensate for small tuning changes (or drift) in the quadrature detector.

Squelch status (Pin 15) goes high (squelch off) when the input signal becomes greater than some preset level set by the resistance between Pin 14 and ground. Hysteresis is added to the circuit externally by the resistance from Pin 14 to Pin 15.

ML3356

Figure 7. Internal Schematic






Figure 8
Typical Application using a PLL with L.O. less than 185 MHz.

Figure 8 shows a typical application using the MC145170/ML145170 PLL device. The PLL allows the L.O. to be used as a $V_{\rm CO}$ thus allowing multi - channel operation.





Figure 9
Typical Application using a PLL with L.O. greater than 185 MHz.

Figure 9 shows a typical application using the ML12202 PLL device. The PLL (ML12202) allows the L.O. to be used as a V_{CO} thus allowing multli-channel operation.

OUTLINE DIMENSIONS



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.