

ML145554 ML145564 ML145557 ML145567 PCM Codec-Filter

Legacy Device: Motorola MC145554, MC145557, MC145564, MC145567

The ML145554, ML145557, ML145564, and ML145567 are all per channel PCM Codec—Filters. These devices perform the voice digitization and reconstruction as well as the band limiting and smoothing required for PCM systems. They are designed to operate in both synchronous and asynchronous applications and contain an on–chip precision voltage reference. The ML145554 (Mu–Law) and ML145557 (A–Law) are general purpose devices that are offered in 16–pin packages. The ML145564 (Mu–Law) and ML145567 (A–Law), offered in 20–pin packages, add the capability of analog loopback and push–pull power amplifiers with adjustable gain.

These devices have an input operational amplifier whose output is the input to the encoder section. The encoder section immediately low–pass filters the analog signal with an active R–C filter to eliminate very–high–frequency noise from being modulated down to the pass band by the switched capacitor filter. From the active R–C filter, the analog signal is converted to a differential signal. From this point, all analog signal processing is done differentially. This allows processing of an analog signal that is twice the amplitude allowed by a single–ended design, which reduces the significance of noise to both the inverted and non–inverted signal paths. Another advantage of this differential design is that noise injected via the power supplies is a common–mode signal that is cancelled when the inverted and non–inverted signals are recombined. This dramatically improves the power supply rejection ratio.

After the differential converter, a differential switched capacitor filter band-passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized-by the differential compressing A/D converter.

The decoder accepts PCM data and expands it using a differential D/A converter. The output of the D/A is low–pass filtered at 3400~Hz and sinX/X compensated by a differential switched capacitor filter. The signal is then filtered by an active R–C filter to eliminate the out–of–band energy of the switched capacitor filter.

These PCM Codec–Filters accept both long–frame and short–frame industry standard clock formats. They also maintain compatibility with Motorola's family of TSACs and MC3419/MC34120 SLIC products.

The ML145554/57/64/67 family of PCM Codec–Filters utilizes CMOS due to its reliable low–power performance and proven capability for complex analog/digital VLSI functions.

FEATURES

ML145554/57(16-Pin Package)

- Fully Differential Analog Circuit Design for Lowest Noise
- Performance Specified for Extended Temperature Range of 40 to + 85°C
- Transmit Band-Pass and Receive Low-Pass Filters On-Chip
- Active R-C Pre-Filtering and Post-Filtering
- Mu–Law Companding ML145554
- A–Law Companding ML145557
- On–Chip Precision Voltage Reference (2.5 V)
- Typical Power Dissipation of 40 mW, Power Down of 1.0 mW at ± 5 V

ML145564/67(20-Pin Package) — All of the Features of the ML145554/57 Plus:

- Mu–Law Companding ML145564
- A-Law Companding ML145567
- Push–Pull Power Drivers with External Gain Adjust
- Analog Loopback



P DIP 16 = EP PLASTIC DIP CASE 648 ML145554/57



SOG 16 = -5P SOG PACKAGE CASE 751G ML145554/57



P DIP 20 = RP PLASTIC DIP CASE 738 ML145564/67




SOG 20 = -6P SOG PACKAGE CASE 751D ML145564/67

CROSS REFERENCE/ORDERING INFORMATION


PACKAGE	MOTOROLA	LANSDALE
P DIP 16	MC145554P	ML145554EP
SO 16W	MC145554DW	ML145554-5P
P DIP 16	MC145557P	ML145557EP
SO 16W	MC145557DW	ML145557-5P
P DIP 20	MC145564P	ML145564RP
SO 20W	MC145564DW	ML145564-6P
P DIP 20	MC145567P	ML145567RP
SO 20W	MC145567DW	ML145567-6P

Note: Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.

PIN ASSIGNMENTS



FUNCTIONAL BLOCK DIAGRAM



^{*} ML145564 and ML145567 only.

DEVICE DESCRIPTION

A codec—filter is used for digitizing and reconstructing thehuman voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "COder" (for the A/D used to digitize voice) and "DECoder" (for the D/A used for reconstructing voice). A codec is a single device that does both the A/D and D/A conversions.

To digitize intelligible voice requires a signal-to-distortion ratio of about 30 dB over a dynamic range of about 40 dB. This can be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal-to-distortion ratio at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. There are two companding schemes used: Mu-255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. These companding schemes follow a segmented or "piecewise-linear" curve formatted as sign bit, three chord bits, and four step bits. For a given chord, all sixteen of the steps have the same voltage weighting. As the voltage of the analog input increases, the four step bits increment and carry to the three chord bits which increment. When the chord bits increment, the step bits double their voltage weighting. This results in an effective resolution of six bits (sign + chord + four step bits) across a 42 dB dynamic range (seven chords above zero, by 6 dB per chord). Tables 3 and 4 show the linear quantization levels to PCM words for the two companding schemes.

In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a bandwidth of 3 kHz. This sampling requires a low–pass filter to limit the high frequency energy above 3 kHz from distorting the in–band signal. The telephone line is also subject to 50/60 Hz power line coupling, which must be attenuated from the signal by a high–pass filter before the A/D converter.

The D/A process reconstructs a staircase version of the desired in–band signal, which has spectral images of the in–band signal modulated about the sample frequency and its harmonics. These spectral images, called aliasing components, need to be attenuated to obtain the desired signal. The low–pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter.

The ML145554/57/64/67 PCM Codec–Filters have the codec, both presampling and reconstruction filters, and a precision voltage reference on–chip, and require no external components.

PIN DESCRIPTION

DIGITAL

FSR

Receive Frame Sync

This is an 8 kHz enable that must be synchronous with BCLKR. Following a rising FSR edge, a serial PCM word at DR is clocked by BCLKR into the receive data register. FSR also initiates a decode on the previous PCM word. In the absence of FSX, the length of the FSR pulse is used to determine whether the I/O conforms to the Short Frame Sync or Long Frame Sync convention.

DR Receive Digital Data Input

BCLKR/CLKSEL

Receive Data Clock and Master Clock Frequency Selector

If this input is a clock, it must be between 128 kHz and 4.096 MHz, and synchronous with FSR. In synchronous applications this pin may be held at a constant level; then BCLKX is used as the data clock for both the transmit and receive sides, and this pin selects the assumed frequency of the master clock (see Table 1 in **Functional Description**).

MCLK_R/PDN

Receive Master Clock and Power-Down Control

Because of the shared DAC architecture used on these devices, only one master clock is needed. Whenever FSX is clocking, MCLKX is used to derive all internal clocks, and the MCLKR/PDN pin merely serves as a power–down control. If MCLKR/PDN pin is held low or is clocked (and at least one of the frame syncs is present), the part is powered up. If this pin is held high, the part is powered down. If FSX is absent but FSR is still clocking, the device goes into receive half—channel mode, and MCLKR (if clocking) generates the internal clocks.

MCLKX Transmit Master Clock

This clock is used to derive the internal sequencing clocks; it must be 1.536 MHz, 1.544 MHz, or 2.048 MHz.

BCLKX

Transmit Data Clock

BCLKx may be any frequency between 128 kHz and 4.096 MHz, but it should be synchronous with MCLKx.

$\mathbf{D}_{\mathbf{X}}$

Transmit Digital Data Output

This output is controlled by FSX and BCLKX to output the PCM data word; otherwise this pin is in a high-impedance state.

FSx

Transmit Frame Sync

This is an 8 kHz enable that must be synchronous with BCLKx. A rising FSx edge initiates the transmission of a

serial PCM word, clocked by BCLK χ , out of D χ . If the FS χ pulse is high for more than eight BCLK χ periods, the D χ and $\overline{TS\chi}$ outputs will remain in a low–impedance state until FS χ is brought low. The length of the FS χ pulse is used to determine whether the transmit and receive digital I/O conforms to the Short Frame Sync or to the Long Frame Sync convention.

TSX

Transmit Time Slot Indicator

This is an open-drain output that goes low whenever the DX output is in a low-impedance state (i.e., during the transmit time slot when the PCM word is being output) for enabling a PCM bus driver.

ANLB

Analog Loopback Control Input (ML145564/67 Only)

When held high, this pin causes the input of the transmit RC active filter to be disconnected from GSX and connected to VPO+ for analog loopback testing. This pin is held low in normal operation.

ANALOG

GSX

Gain-Setting Transmit

This output of the transmit gain—adjust operational amplifier is internally connected to the encoder section of the device. It must be used in conjunction with VFXI— and VFXI+ to set the transmit gain for a maximum signal amplitude of 2.5 V peak. This output can drive a 600 Ω load to 2.5 V peak.

VF_XI–

Voice-Frequency Transmit Input (Inverting)

This is the inverting input of the transmit gain—adjust operational amplifier.

VF_XI+

Voice-Frequency Transmit Input (Non-Inverting)

This is the non-inverting input of the transmit gain-adjust operational amplifier.

VF_RO

Voice–Frequency Receive Output

This receive analog output is capable of driving a 600 Ω load to 2.5 V peak.

VPI

Voltage Power Input (ML145564/67 Only)

This is the inverting input to the first receive power amplifier. Both of the receive power amplifiers can be powered down by connecting this input to V_{BB}.

VPO-

Voltage Power Output (Inverted) (ML145564/67 Only)

This inverted output of the receive push–pull power amplifiers can drive 300 Ω to 3.3 V peak.

VPO+

Voltage Power Output (Non–Inverted) (ML145554/67 Only)

This non-inverted output of the receive push-pull power

amplifier pair can drive 300 Ω to 3.3 V peak.

POWER SUPPLY

GNDA

Analog Ground

This terminal is the reference level for all signals, both analog and digital. It is 0 V.

VCC

Positive Power Supply

VCC is typically 5 V.

VBB Negative Power Supply

 V_{BB} is typically – 5 V.

FUNCTIONAL DESCRIPTION

ANALOG INTERFACE AND SIGNAL PATH

The transmit portion of these codec-filters includes a low-noise gain setting amplifier capable of driving a 600 Ω load. Its output is fed to a three–pole anti–aliasing pre–filter. This pre-filter incorporates a two-pole Butterworth active low-pass filter, and a single passive pole. This pre-filter is followed by a single ended-to-differential converter that is clocked at 256 kHz. All subsequent analog processing utilizes fully differential circuitry. The next section is a fully-differential, five-pole switched capacitor low-pass filter with a 3.4 kHz passband. After this filter is a 3-pole switched-capacitor high-pass filter having a cutoff frequency of about 200 Hz. This high-pass stage has a transmission zero at DC that eliminates any DC coming from the analog input or from accumulated operational amplifier offsets in the preceding filter stages. The last stage of the high–pass filter is an autozeroed sample and hold amplifier.

One bandgap voltage reference generator and digital—to—analog converter (DAC) are shared by the transmit and receive sections. The autozeroed, switched—capacitor bandgap reference generates precise positive and negative reference voltages that are independent of temperature and power supply voltage. A binary—weighted capacitor array (CDAC) forms the chords of the companding structure, while a resistor string (RDAC) implements the linear steps within each chord. The encode process uses the DAC, the voltage reference, and a frame—by—frame autozeroed comparator to implement a successive—approximation conversion algorithm. All of the analog circuitry involved in the data conversion the voltage reference, RDAC, CDAC, and comparator are implemented with a differential architecture.

The receive section includes the DAC described above, a sample and hold amplifier, a five–pole 3400 Hz switched-capacitor low–pass filter with $\sin X/X$ correction, and a two–pole active smoothing filter to reduce the spectral components of the switched capacitor filter. The output of the smoothing filter is a power amplifier that is capable of driving a 600 Ω load. The ML145564 and ML145567 add a pair of power amplifiers that are connected in a push–pull configuration; two external resistors set the gain of both of the complementary outputs. The output of the second amplifier may be internally connected to the input of the transmit anti–aliasing filter by bringing the ANLB pin high. The power amplifiers can drive unbalanced 300 Ω loads or a balanced 600 Ω load; they may be powered down independent of the rest of the chip by tying the VPI pin to VBR.

MASTER CLOCKS

Since the codec—filter design has a single DAC architecture, only one master clock is used. In normal operation (both frame syncs clocking), the MCLKX is used as the master clock, regardless of whether the MCLKR/PDN pin is clocking or low. The same is true if the part is in transmit half—channel mode (FSX clocking, FSR held low). But if the codec—filter is in the receive half—channel mode, with FSR clocking and FSX held low, MCLKR is used for the internal master clock if it is clocking; if MCLKR is low, then MCLKX is still used for the internal master clock. Since only one of the master clocks issued at any given time, they need not be synchronous.

The master clock frequency must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. The frequency that the codec–filter expects depends upon whether the part is a Mu–Law or an A–Law part, and on the state of the BCLKR/CLKSEL pin. The allowable options are shown In Table 1. When a level (rather than a clock) is provided for BCLKR/CLKSEL, BCLKX is used as the bit clock for both transmit and receive.

Table 1. Master Clock Frequency Determination

	Master Clock Frequency Expected					
BCLK _R /CLKSEL	ML145554/64	ML145557/67				
Clocked, 1, or Open	1.536 MHz 1.544 MHz	2.048 MHz				
0	2.048 MHz	1.536 MHz 1.544 MHz				

FRAME SYNCS AND DIGITAL I/O

These codec—filters can accommodate both of the industry standard timing formats. The Long Frame Sync mode is used by Lansdale's ML145500 family of codec—filters and the UDLT family of digital loop transceivers. The Short Frame Sync mode is compatible with the IDL (Interchip Digital Link) serial format used in Motorola and Lansdale's ISDN family and by other companies in their telecommunication devices. These codec—filters use the length of the transmit frame sync (FSX) to determine the timing format for both transmit and receive unless the part is operating in the receive half—channel mode.

In the Long Frame Sync mode, the frame sync pulses must be at least three bit clock periods long. The DX and TSX outputs are enabled by the logical ANDing of FSX and BCLKX; when both are

high, the sign bit appears at the D_X output. The next seven rising edges of BCLKx clock out the remaining seven bits of the PCM word. The D_X and $\overline{TS_X}$ outputs return to a high impedance state on the falling edge of the eighth bit clock or the falling edge of FSx, whichever comes later. The receive PCM word is clocked into D_R on the eight falling BCLKR edges following an FSR rising edge.

For Short Frame Sync operation, the frame sync pulses must be one bit clock period long. On the first BCLKx rising edge after the falling edge of BCLKx has latched FSx high, the Dx and TSx outputs are enabled and the sign bit is presented on Dx. The next seven rising edges of BCLKx clock out the remaining seven bits of the PCM word; on the eighth BCLKx falling edge, the Dx and TSx outputs return to a high impedance state. On the second falling BCLKR edge following an FSR rising edge, the receive sign bit is clocked into DR. The next seven BCLKR falling edges clock in the remaining seven bits of the receive PCM word.

Table 2 shows the coding format of the transmit and receive PCM words.

HALF-CHANNEL MODES

In addition to the normal full–duplex operating mode, these codec—filters can operate in both transmit and receive half—channel modes. Transmit half-channel mode is entered by holding FSR low. The VF_RO output goes to analog ground but remains in a low impedance state (to facilitate a hybrid interface); PCM data at DR is ignored. Holding FSX low while clocking FSR puts these devices in the receive half-channel mode. In this state, the transmit input operational amplifier continues to operate, but the rest of the transmit circuitry is disabled; the Dx and TSx outputs remain in a high impedance state. MCLKR is used as the internal master clock if it is clocking. If MCLKR is not clocking, then MCLKX is used for the internal master clock, but in that case it should be synchronous with FSR. If BCLK_R is not clocking, BCLK_X will be used for the receive data, just as in the full-channel operating mode. In receive half-channel mode only, the length of the FSR pulse is used to determine whether Short Frame Sync or Long Frame Sync timing is used at D_R.

POWER-DOWN

Holding both FSx and FSR low causes the part to go into the power–down state. Power–down occurs approximately 2 ms after the last frame sync pulse is received. An alternative way to put these devices in power–down is to hold the MCLKR/PDN pin high. When the chip is powered down, the Dx, TSx, and GSx outputs are high impedance, the VFRO, VPO–, and VPO+ operational amplifiers are biased with a trickle current so that their respective outputs remain stable at analog ground. To return the chip to the power–up state, MCLKR/PDN must be low or clocking and at least one of the frame sync pulses must be present. The Dx and TSx outputs will remain in a high–impedance state until the second FSx pulse after power–up.

Table 2. PCM Data Format

	Mu-	Law (ML145554	/64)	A-Law (ML145557/67)				
Level	Sign Bit	Chord Bits	Step Bits	Sign Bit	Chord Bits	Step Bits		
+ Full Scale	1	000	0000	1	010	1010		
+ Zero	1	111	1111	1	101	0101		
– Zero	0	111	1111	0	101	0101		
- Full Scale	0	000	0000	0	010	1010		

MAXIMUM RATINGS (Voltage Referenced to GNDA)

Rating		Symbol	Value	Unit
DC Supply Voltage	V_{CC} to V_{BB} V_{CC} to GNDA V_{BB} to GNDA		- 0.5 to + 13 - 0.3 to + 7.0 - 7.0 to + 0.3	V
Voltage on Any Analog Inpu	ut or Output Pin		V _{BB} – 0.3 to V _{CC} + 0.3	٧
Voltage on Any Digital Inpu	t or Output Pin		GNDA – 0.3 to V _{CC} + 0.3	٧
Operating Temperature Rai	nge	T _A	- 40 to + 85	°C
Storage Temperature Rang	е	T _{stg}	- 85 to + 150	°C

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., V_{BB} , GNDA, or V_{CC}).

POWER SUPPLY $(T_A = -40 \text{ to } + 85^{\circ}\text{C})$

Characteristic			Тур	Max	Unit
DC Supply Voltage	V _{CC} V _{BB}	4.75 - 4.75	5.0 - 5.0	5.25 - 5.25	V
Active Power Dissipation (No Load)	ML145554/57 ML145564/67 ML145564/67, VPI = V _{BB}	_ _ _ _	40 45 40	60 70 60	mW
Power-Down Dissipation (No Load)	ML145554/57 ML145564/67 ML145564/67, VPI = V _{BB}	_ _ _	1.0 2.0 1.0	3.0 5.0 3.0	mW

DIGITAL LEVELS (V_{CC} = 5 V \pm 5%, V_{BB} = - 5 V \pm 5%, GNDA = 0 V, T_A = - 40 to + 85°C)

Characteristic		Symbol	Min	Max	Unit
Input Low Voltage		V _{IL}	_	0.6	٧
Input High Voltage		VIH	2.2	_	٧
Output Low Voltage	D_X or TS_X , $I_{OL} = 3.2$ mA	V _{OL}	_	0.4	V
Output High Voltage	D_X , $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -1.6 \text{ mA}$	VOH	2.4 V _{CC} – 0.5	_ _	V
Input Low Current	$GNDA \leq V_{in} \leq V_{CC}$	Ι _{ΙL}	- 10	+ 10	μА
Input High Current	$GNDA \leq V_{in} \leq V_{CC}$	lН	- 10	+ 10	μΑ
Output Current in High Impedance State	$GNDA \leq D_X \leq V_{CC}$	loz	- 10	+ 10	μА

ANALOG ELECTRICAL CHARACTERISTICS

(VCC = + 5 V \pm 5%, VBB = - 5 V \pm 5%, VFxI – Connected to GSx, TA = - 40 to + 85°C)

Characteri	stic	Min	Тур	Max	Unit
Input Current ($-2.5 \le V_{in} \le +2.5 \text{ V}$)	VFχI+, VFχI–	_	± 0.05	± 0.2	μΑ
AC Input Impedance to GNDA (1 kHz)	VFχI+, VFχI–	10	20	_	ΜΩ
Input Capacitance	VFχI+, VFχI–	_	_	10	pF
Input Offset Voltage of GS _X Op Amp	VFχI+, VFχI–	_	_	± 25	mV
Input Common Mode Voltage Range	VFχI+, VFχI–	- 2.5	_	2.5	V
Input Common Mode Rejection Ratio	VFχI+, VFχI–	_	65	_	dB
Unity Gain Bandwidth of GS_X Op Amp (R_{load}	≥ 10 kΩ)	_	1000	_	kHz
DC Open Loop Gain of GS_X Op Amp $(R_{load} \ge$	10 kΩ)	75	_	_	dB
Equivalent Input Noise (C-Message) Between	VF_XI + and VF_XI – at GS_X	_	-20	_	dBrnC(
Output Load Capacitance for GS _X Op Amp		0	_	100	pF
Output Voltage Range for GS _X	R_{load} = 10 kΩ to GNDA R_{load} = 600 Ω to GNDA	- 3.5 - 2.8	_	+ 3.5 + 2.8	V
Output Current (– 2.8 V ≤ V _{OUt} ≤ + 2.8 V)	GS _X , VF _R O	± 5.0	_	_	mA
Output Impedance VF _R O (0 to 3.4 kHz)		_	1	_	Ω
Output Load Capacitance for VFRO		0	_	500	pF
VFRO Output DC Offset Voltage Referenced to	GNDA	_	_	± 100	mV
Transmit Power Supply Rejection	Positive, 0 to 100 kHz, C-Message Negative, 0 to 100 kHz, C-Message	45 45		_	dBC
Receive Power Supply Rejection	Positive, 0 to 100 kHz, C–Message Positive, 4 kHz to 25 kHz Positive, 25 kHz to 50 kHz Negative, 0 to 100 kHz, C–Message Negative, 4 kHz to 25 kHz Negative, 25 kHz to 50 kHz	50 50 43 50 45 38	- - - -	_ _ _ _ _	dBC dB dB dBC dB
ML145564/67 Power Drivers	Negative, 23 ki iz to 30 ki iz				l ab
Input Current (− 1 V ≤ VPI ≤ + 1 V)	VPI		±0.05	±0.5	μА
Input Resistance (– 1 V \leq VPI \leq + 1 V)	VPI	5	10	_	MΩ
Input Offset Voltage (VPI Connected to VPO-)	VPI		_	±50	mV
Output Resistance, Inverted Unity Gain	VPO+ or VPO-	_	1	_	Ω
Unity Gain Bandwidth, Open Loop	VPO-		400	_	kHz
Load Capacitance ($\infty \Omega \ge R_{load} \ge 300 \Omega$)	VPO+ or VPO- to GNDA	0		1000	pF
Gain from VPO- to VPO+ (R_{load} = 300 Ω , VPO = 1.77 Vrms, +3 dBm0)	D+ to GNDA Level at VPO-	_	-1	_	V/V
Maximum 0 dBm0 Level for Better than \pm 0.1 d Range $-$ 10 dBm0 to $+$ 3 dBm0 (For R $_{load}$ b and VPO $-$)	, 1044	3.3 3.5 4.0	_ _ _	_ _ _	Vrms
Power Supply Rejection of V_{CC} or V_{BB} (VPO-VPO+ or VPO- to GNDA	- Connected to VPI) 0 to 4 kHz 4 to 50 kHz	55 35	_ _	_	dB
Differential Power Supply Rejection of V _{CC} or	V _{BB} (VPO– Connected to VPI) VPO+ to VPO–, 0 to 50 kHz	50	_	_	dB

ANALOG TRANSMISSION PERFORMANCE

 $(V_{CC} = +\ 5\ V \pm\ 5\%,\ V_{BB} = -\ 5\ V \pm\ 5\%,\ GNDA = 0\ V,\ 0\ dBm0 = 1.2276\ Vrms = +\ 4\ dBm\ @\ 600\ \Omega,\ FS_X = FS_R = 8\ kHz,\\ BCLK_X = MCLK_X = 2.048\ MHz\ Synchronous\ Operation,\ VF_XI - Connected\ to\ GS_X,\ T_A = -\ 40\ to\ +\ 85^\circ C\ Unless\ Otherwise\ Noted)$

		End-te	o-End	A	D	D,	/A		
Characteristic		Min	Max	Min	Max	Min	Max	Unit	
Absolute Gain (0 dBm0 @ 1.02 kHz, $T_A = 25^{\circ}C$, $V_{CC} = 5 \text{ V}$, V_B	B = -5 V		1	-0.25	- 0.25	- 0.25	+ 0.25	dB	
Absolute Gain Variation with Temperature - 4	0 to 70°C 0 to + 85°C		_	_	± 0.03 ± 0.06	_	± 0.03 ± 0.06	dB	
Absolute Gain Variation with Power Supply (V _{CC} = 5 V, \pm 5%, V _{BB} = $-$ 5 V, \pm 5%)		_	_	_	± 0.02	_	± 0.02	dB	
- 40 to	40 dBm050 dBm055 dBm0	- 0.4 - 0.8 - 1.6	+ 0.4 + 0.8 + 1.6	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	dB	
(ML145557/67 A-Law Relative to - 10 dBm0) - 40 to	40 dBm050 dBm055 dBm0			- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	dB	
	+ 3 dBm0 - 30 dBm0 - 40 dBm0 - 45 dBm0 - 55 dBm0	33 35 29 24 15	1111	33 36 30 25 15		33 36 30 25 15		dBC	
	- 3 dBm0 - 27 dBm0 - 34 dBm0 - 40 dBm0 - 55 dBm0	27.5 35 33.1 28.2 13.2		28 35.5 33.5 28.5 13.5		28.5 36 34.2 30 15		dB	
Idle Channel Noise (For End-End and A/D, Note 1) (ML145554/64 Mu-Law, C-Message Weighted) (ML145557/67 A-Law, Psophometric Weighted)			15 -70	_	15 - 70	_	7 - 83	dBrnC0 dBm0p	
Frequency Response (Relative to 1.02 kHz @ 0 dBm0)	15 Hz 50 Hz 60 Hz 200 Hz to 3000 Hz 3300 Hz 3400 Hz 4000 Hz 4600 Hz		- 40 - 30 - 26 0.3 + 0.3 0 - 28 - 60	 1.0 0.15 0.35 0.8 	- 40 - 30 - 26 - 0.4 + 0.15 + 0.15 0 - 14 - 32	- 0.15 - 0.15 - 0.15 - 0.15 - 0.15 - 0.35 - 0.8 	0 0 0 0 + 0.15 + 0.15 0 - 14 - 30	dB	
In–Band Spurious 300 (1.02 kHz @ 0 dBm0, Transmit and Receive)	to 3000 Hz	-	-48	_	- 48	_	- 48	dBm0	
7600	to 7600 Hz to 8400 Hz 100,000 Hz		- 30 - 40 - 30	_ _ _ _	_ _ _	_ _ _	- 30 - 40 - 30	dB	
Idle Channel Noise Selective (8 kHz, Input = GNDA, 30 Hz Band	dwidth)	_	-70	_	_	_	- 70	dBm0	
Absolute Delay (1600 Hz)			1	_	315	_	215	μs	
600 800 1000 1600 2600	0 to 600 Hz 0 to 800 Hz to 1000 Hz to 1600 Hz to 2600 Hz to 2800 Hz to 3000 Hz				220 145 75 40 75 105 155	- 40 - 40 - 40 - 30 	— — — 90 125 175	μs	
Crosstalk of 1020 Hz @ 0 dBm0 from A/D or D/A (Note 2)			_	_	– 75	_	– 75	dB	
Intermodulation Distortion of Two Frequencies of Amplitudes - 4 to - 21 dBm0 from the Range 300 to 3400 Hz		_	– 41		- 41	_	- 41	dB	

- 1. Extrapolated from a 1020 Hz @ -50 dBm0 distortion measurement to correct for encoder enhancement.
- 2. Selectively measured while the A/D is stimulated with 2667 Hz $\,@-50$ dBm0.

DIGITAL SWITCHING CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%, \text{ GNDA} = 0 \text{ V}, \text{ All Signals Referenced to GNDA}; T_{A} = -40 \text{ to } + 85^{\circ}\text{C}, C_{load} = 150 \text{ pF Unless Otherwise Noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Master Clock Frequency MCLK _X or MCLK _R	fM	_	1.536	_	MHz
		_	1.544 2.048	_	
Minimum Pulse Width High or Low MCLKX or MCLKR	t _{w(M)}	100	_	_	ns
Minimum Pulse Width High or Low BCLK _X or BCLK _R	t _{w(B)}	50	_	_	ns
Minimum Pulse Wldth Low FS _X or FS _R	tw(FL)	50	_	_	ns
Rise Time for all Digital Signals	t _r	_	_	50	ns
Fall Time for all Digital Signals	t _f	_	_	50	ns
Bit Clock Data Rate BCLK _X or BCLK _R	fB	128	_	4096	kHz
Setup Time from BCLK _X Low to MCLK _R High	t _{su(BRM)}	50	_	_	ns
Setup Time from MCLK _X High to BCLK _X Low	t _{su(MFB)}	20	_	_	ns
Hold Time from BCLK _X (BCLK _R) Low to FS _X (FS _R) High	th(BF)	20	_	_	ns
Setup Time for FS χ (FS $_R$) High to BCLK χ (BCLK $_R$) Low for Long Frame	t _{su(FB)}	80	_	_	ns
Delay Time from BCLK _X High to D _X Data Valid	^t d(BD)	20	60	140	ns
Delay Time from BCLK _X High to TS _X Low	td(BTS)	20	50	140	ns
Delay Time from the 8th BCLK _X Low of FS _X Low to D _X Output Disabled	^t d(ZC)	50	70	140	ns
Delay Time to Valid Data from FS_X or $BCLK_X$, Whichever is Later	^t d(ZF)	20	60	140	ns
Setup Time from D _R Valid to BCLK _X Low	t _{su(DB)}	0	_	_	ns
Hold Time from BCLK _R Low to D _R Invalid	th(BD)	50	_	_	ns
Setup Time from FS_X (FS_R) High to $BCLK_X$ ($BCLK_R$) Low in Short Frame	t _{su(F)}	50	_	_	ns
Hold Time from BCLK _X (BCLK _R) Low to FS _X (FS _R) Low in Short Frame	^t h(F)	50	_	_	ns
Hold Time from 2nd Period of BCLK $_{\rm X}$ (BCLK $_{\rm R}$) Low to FS $_{\rm X}$ (FS $_{\rm R}$) Low in Long Frame	^t h(BFI)	50	_	_	ns




Figure 1. Short Frame Sync Timing




Figure 2. Long Frame Sync Timing





Figure 3. ADPCM Transcoder Application



NOTE: Six resistors and two capacitors on the two-wire side can be 5% tolerance.

Figure 4. A Complete Single Party Channel Unit Using ML145554/57 PCM Codec-Filter and MC33120 SLIC




Figure 5. ISDN Voice/Data Terminal

Table 3. Mu-Law Encode-Decode Characteristics

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			– 8159 <i>–</i>	1	0	0	0	0	0	0	0	8031
8	16	256	7903 — : 4319 —									÷
				1	0	0	0	1	1	1	1	4191
7	16	128	- 4063 — : 2143 —				:					:
,		120		1	0	0	1	1	1	1	1	2079
6	16	64	- 2015 — : 1055 —				:					:
	10	04		1	0	1	0	1	1	1	1	1023
5	16	32	- 991 - : 511 -				:					÷
5	16	32		1	0	1	1	1	1	1	1	495
4	16	16	- 479 - : 239 -				:					:
4	10	10		1	1	0	0	1	1	1	1	231
3	16	8	- 223 — : 103 —				:					:
	10			1	1	0	1	1	1	1	1	99
2	16	4	- 95 - : 35 -									:
2	16	4		1	1	1	0	1	1	1	1	33
4	15	_	- 31 - : 2 -									:
1	15	2	3 — - 1 —	1	1	1	1	1	1	1	0	2
	1	1	- 1 <i>-</i> - 0 -	1	1	1	1	1	1	1	1	0
NOTES			<u> </u>									

^{1.} Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.

^{2.} Digital code includes inversion of all magnitude bits.


Table 4. A-Law Encode-Decode Characteristics

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			4096 —									
			3968 —	1	0	1	0	1	0	1	0	4032
7	16	128	: 2176 —					:				:
				1	0	1	0	0	1	0	1	2112
	10	64	- 2048 - :					:				:
6	16	64	1088 —	1	0	1	1	0	1	0	1	1056
_	40		- 1024 - :					:				:
5	16	32	544 —	1	0	0	0	0	1	0	1	528
	40	40	- 512 - : :					:				:
4	16	16	272 —	1	0	0	1	0	1	0	1	264
	40	_	- 256 - :					:				:
3	16	8	136 — - 128 —	1	1	1	0	0	1	0	1	132
2	16	4	- 128 - : : 68 -		;		:					
	10	4	- 64 -	1	1	1	1	0	1	0	1	66
4	20	2	- 64 - : 2 -					:				:
1	32	2		1	1	0	1	0	1	0	1	1
			0 -									

- 1. Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
- 2. Digital code includes alternate bit inversion, as specified by CCITT.

OUTLINE DIMENSIONS


P DIP 16 = EP (ML145554EP, ML145557EP) PLASTIC DIP **CASE 648-08**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLERANGING FER ANY Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS				
DIM	MIN	MAX	MIN	MAX			
Α	0.740	0.770	18.80	19.55			
В	0.250	0.270	6.35	6.85			
С	0.145	0.175	3.69	4.44			
D	0.015	0.021	0.39	0.53			
F	0.040	0.70	1.02	1.77			
G	0.100	BSC	2.54	BSC			
Н	0.050	BSC	1.27	BSC			
J	0.008	0.015	0.21	0.38			
K	0.110	0.130	2.80	3.30			
L	0.295	0.305	7.50	7.74			
M	0°	10 °	0 °	10 °			
S	0.020	0.040	0.51	1.01			

SOG 16 = -5P (ML145554-5P, ML145557-5P) SOG PACKAGE CASE 751G-02




- (O) LS: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- 4. MAXIMUM MOLD PROTHUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7 °
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

OUTLINE DIMENSIONS


P DIP 20 = RP (ML145564RP, ML145567RP) **PLASTIC DIP**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL
- DIMENSION B DOES NOT INCLUDE MOLD

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

SOG 20 = -6P(ML145564-6P, ML145567-6P) SOG PACKAGE CASE 751D-04



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.150
- (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.13
 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7°	0°	7°
Р	10.05	10.55	0.395	0.415
Б	0.25	0.75	0.010	0.000

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.