

ML12202 MECL PLL Components Serial Input PLL Frequency Synthesizer

Legacy Device: Motorola MC12202

The ML12202 is a 1.1 GHz Bipolar monolithic serial input phase locked loop (PLL) synthesizer with pulse–swallow function. It is designed to provide the high frequency local oscillator signal of an RF transceiver in handheld communication applications

The technology is utilized allows for low power operation at a minimum supply voltage of 2.7 V. The device is designed for operation over 2.7 to 5.5 V supply range for input frequencies up to 1.1 GHz with a typical current drain of 6.5 mA. The low power consumption makes the ML12202 ideal for handheld battery operated applications such as cellular or cordless telephones, wireless LAN or personal communication services. A dual modulus prescaler is integrated to provide either a 64/65 or 128/129 divide ratio.

- Low Power Supply Current of 5.8 mA Typical for I_{CC} and 0.7 mA Typical for I_P
- Supply Voltage of 2.7 to 5.5 V
- Dual Modulus Prescaler With Selectable Divide Ratios of 64/65 or128/129
- On-Chip Reference Oscillator/Buffer
- Programmable Reference Divider Consisting of a Binary 14–Bit Programmable Reference Counter
- Programmable Divider Consisting of a Binary 7–Bit Swallow Counter and an 11–Bit Programmable Counter
- Phase/Frequency Detector With Phase Conversion Function
- Balanced Charge Pump Outputs
- Dual Internal Charge Pumps for Bypassing the First Stage of the Loop Filter to Decrease Lock Time
- Outputs for External Charge Pump
- Operating Temperature Range of $T_A = -40$ to $85^{\circ}C$

NOTE: Also available is the ML12210, a 2.5 GHz version of this function.

MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Power Supply Voltage, Pin 4 (Pin 5 in 20–lead package)	Vcc	-0.5 to 6.0	VDC
Power Supply Voltage, Pin 3 (Pin 4 in 20–lead package)	V _p	V _{CC} to 6.0	VDC
Storage Temperature Range	Tstg	-65 to 150	°C

NOTES: 1. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.




SO 16 = -5PPLASTIC PACKAGE
CASE 751B

CROSS REFERENCE/ORDERING INFORMATION

PACKAGEMOTOROLALANSDALESO 16ML12202DML12202-5P

Note: Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.



PIN NAMES

Pin	I/O	Function	16–Lead Pkg Pin No.	20–Lead Pkg Pin No.
OSCin	ı	Oscillator input. A crystal may be connected between OSCin and OSCout. It is highly recommended that an external source be ac coupled into this pin (see text).	1	1
OSCout	0	Oscillator output. Pin should be left open if external source is used	2	3
V _P	_	Power supply for charge pumps (Vp should be greater than or equal to Vcc) Vp provides power to the Do, BISW and ϕP outputs	3	4
VCC	_	Power supply voltage input. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.	4	5
Do	0	Internal charge pump output. Do remains on at all times	5	6
GND	_	Ground	6	7
LD	0	Lock detect, phase comparator output	7	8
fIN	I	Prescaler input. The VCO signal is AC–coupled into this pin	8	10
CLK	I	Clock input. Rising edge of the clock shifts data into the shift registers	9	11
DATA	I	Binary serial data input	10	13
LE	ı	Load enable input (with internal pull up resistor). When LE is HIGH or OPEN, data stored in the shift register is transferred into the appropriate latch (depending on the level of control bit). Also, when LE is HIGH or OPEN, the output of the second internal charge pump is connected to the BISW pin	11	14
FC	I	Phase control select (with internal pull up resistor). When FC is LOW, the characteristics of the phase comparator and charge pump are reversed. FC also selects fp or fr on the f _{OUT} pin	12	15
BISW	0	Analog switch output. When LE is HIGH or OPEN ("analog switch is ON") the output of the second charge pump is connected to the BISW pin. When LE is LOW, BISW is high impedance	13	16
fOUT	0	Phase comparator input signal. When FC is HIGH, fOUT=fr, programmable reference divider output; when FC is LOW, fOUT=fp, programmable divider output	14	17
φР	0	Output for external charge pump. Standard CMOS output level	15	18
φR	0	Output for external charge pump. Standard CMOS output level	16	20
NC	_	No connect	_	2, 9, 12, 19

15-BIT SHIFT REGISTER 15 15-BIT LATCH 14 PROGRAMMABLE REFERENCE DIVIDER OSCin CRYSTAL fr – LD 14-BIT REFERENCE COUNTER OSCILLATOR **OSCout -** φΡ PHASE/FREQUENCY DETECTOR φR CHARGE · Do PUMP 1 FC -LE LE CONTROL BIT DATA CHARGE DATA · BISW 18-BIT SHIFT REGISTER PUMP 2 11 DIVIDER - fout CLK **OUTPUT MUX** 7-BIT 11-BIT LATCH LATCH 7 11 PROGRAMMABLE DIVIDER PRESCALER 64/65 or 128/129 7-BIT 11-BIT fp SWALLOW PROGRAMMABLE A-COUNTER N-COUNTER CONTROL LOGIC

Figure 1. ML12202 Block Diagram

DATA ENTRY FORMAT

The three wire interface of DATA pin, CLK (clock) pin and LE (load enable) pin controls the serial data input of the 14-bit programmable reference divider plus the prescaler setting bit, and the 18-bit programmable divider. A rising edge of the clock shifts one bit of serial data into the internal shift registers. Depending upon the level of the control bit, stored data is transferred into the latch when load enable pin is HIGH or OPEN.

Control bit: "H" = data is transferred into 15-bit latch of programmable reference divider


"L" = data is transferred into 18-bit latch of programmable divider

WARNING: Switching CLK or DATA after the device is programmed may generate noise on the charge pump outputs which will affect the VCO.

PROGRAMMABLE REFERENCE DIVIDER

16—bit serial data format for the programmable reference counter, "R—counter", and prescaler select bit (SW) is shown below. If the control bit is HIGH, data is transferred from the 15—bit shift register into the 15—bit latch which specifies the R divide ratio (8 to 16383) and the prescaler divide ratio (SW = 0 for $\div 128/129$, SW = 1 for $\div 64/65$). An R divide ratio less than 8 is prohibited.

For Control bit (C) = HIGH:



DIVIDE RATIO OF PROGRAMMABLE REFERENCE (R) COUNTER

Divide Ratio R	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1


PRESCALER SELECT BIT

Prescaler Divide Ratio P	SW
128/129	0
64/65	1

PROGRAMMABLE DIVIDER

19—bit serial data format for the programmable divider is shown below. If the control bit is LOW, data is transferred from the 18—bit shift register into the 18—bit latch which specifies the swallow A—counter divide ratio (0 to 127) and the programmable N—counter divide ratio (16 to 2047). An N—counter divide ratio less than 16 is prohibited.

For Control bit (C) = LOW:



DIVIDE RATIO OF PROGRAMMABLE N-COUNTER

DIVIDE RATIO OF SWALLOW A-COUNTER

Divide Ratio N	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8	Divide Ratio A	A 7	A 6	A 5	A 4	A 3	A 2	A 1
16	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1	127	1	1	1	1	1	1	1

DIVIDE RATIO SETTING

 $fvco = [(P \bullet N) + A] \bullet fosc \div R \text{ with } A < N$

fvco: Output frequency of external voltage controlled oscillator (VCO)

N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)


A: Preset divide ratio of binary 7-bit swallow counter (0 to 127, A<N)

fosc: Output frequency of the external frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)

P: Preset mode of dual modulus prescaler (64 or 128)

Figure 2. Serial Data Input Timing



NOTES: Programmable reference divider data shown in parenthesis. Data shifted into register on rising edge of CLK.

 $\begin{array}{lll} t_S(D) = \text{Setup Time DATA to CLK} & t_S(D) \geq 10 \text{ns} \\ t_h(D) = \text{Hold Time DATA to CLK} & t_h(D) \geq 20 \text{ns} \\ t_{CW} = \text{CLK Pulse Width} & t_{CW} \geq 30 \text{ns} \\ t_{EW} = \text{LE Pulse Width} & t_{EW} \geq 20 \text{ns} \\ \text{C} & \text{LE}) = \text{Setup Time CLK to LE} & t_S(C & \text{LE}) \geq 30 \text{ns} \\ \end{array}$

PHASE CHARACTERISTICS/VCO CHARACTERISTICS

The phase comparator in the ML12202 is a high speed digital phase frequency detector circuit. The circuit determines the "lead" or "lag" phase relationship and time difference between the leading edges of the VCO (fp) signal and the reference (fr) input. Since these edges occur only once per cycle, the detector has a range of $\pm 2\pi$ radians. The phase comparator outputs are standard CMOS rail-to-rail levels (VP to GND for ϕP and VCC to GND for ϕR), designed for up to 20MHz operation into a 15pF load. These phase comparator outputs can be used along with an external charge pump to enhance the PLL characteristics.

The operation of the phase comparator is shown in Figures 3 and 5. The phase characteristics of the phase comparator are controlled by the FC pin. The polarity of the phase comparator outputs, ϕR and ϕP , as well as the charge pump output D_0 can be reversed by switching the FC pin.




Figure 3. Phase/Frequency Detector, Internal Charge Pump and Lock Detect Waveforms

NOTES: Do and BISW are current outputs.

Phase difference detection range: -2π to $+2\pi$

Spike difference depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When fr > fp or fr < fp, spike might not appear depending upon charge pump characteristics.

Internal Charge Pump Gain
$$\approx \left| \frac{\text{Isource} + \text{Isink}}{4\pi} \right| = \frac{4\text{mA}}{4\pi}$$

For FC = HIGH:

fr lags fp in phase OR fp>fr in frequency

When the phase of fr lags that of fp or the frequency of fp is greater than fr, the ϕP output will remain in a HIGH state while the ϕR output will pulse from LOW to HIGH. The output pulse will reach a minimum 50% duty cycle under a 180° out of phase condition. The signal on ϕR indicates to the VCO to decrease in frequency to bring the loop into lock.

fr leads fp in phase OR fp<fr in frequency

When the phase of fr leads that of fp or the frequency of fp is less than fr, the ϕR output will remain in a LOW state while the ϕP output pulses from HIGH to LOW. The output pulse will reach a minimum 50% duty cycle under a 180° out of phase condition. The signal on ϕP indicates to the VCO to increase in frequency to bring the loop to lock.

fr = fp in phase and frequency

When the phase and frequency of fr and fp are equal, the output ϕP will remain in a HIGH state and ϕR will remain in a LOW state except for voltage spikes when signals are in phase. This situation indicates that the loop is in lock and the phase comparator will maintain the loop in its locked state.

When FC = LOW, the operation of the phase comparator is reversed from the above explanation.

For FC = LOW:

fr lags fp in phase OR fp>fr in frequency

When the phase of fr lags that of fp or the frequency of fp is greater than fr, the ϕR output will remain in a LOW state while the ϕP output will pulse from HIGH to LOW. The output pulse will reach a minimum 50% duty cycle under a 180° out of phase condition. The signal on ϕP indicates to the VCO to increase in frequency to bring the loop into lock.

fr leads fp in phase OR fp<fr in frequency

When the phase of fr leads that of fp or the frequency of fp is less than fr, the ϕP output will remain in a HIGH state while the ϕR output pulses from LOW to HIGH. The output pulse will reach a minimum 50% duty cycle under a 180° out of phase condition. The signal on ϕR indicates to the VCO to decrease in frequency to bring the loop to lock.

fr = fp in phase and frequency

When the phase and frequency of fr and fp are equal, the output ϕP will remain in a HIGH state and ϕR will remain in a LOW state except for voltage spikes when signals are in phase. This situation indicates that the loop is in lock and the phase comparator will maintain the loop in its locked state.

The FC pin controls not only the phase characteristics, but also controls the f_{OUT} test pin. The FC pin permits the user to monitor either of the phase comparator input signals, fr or fp, at the f_{OUT} output providing a test mode where the programming of the dividers and the output of the counters can be checked. When FC is HIGH, $f_{OUT} = fr$, the programmable reference divider output. When FC is LOW, $f_{OUT} = fp$, the programmable divider output.

Hence.

If VCO characteristics are like (1), FC should be set HIGH or OPEN. $f_{OUT} = f_{T}$

If VCO characteristics are like (2), FC should be set LOW. $f_{OUT} = f_{P}$






Figure 5. Phase Comparator, Internal Charge Pump, and four Characteristics

	FC	= HIGI	H or Ol	PEN	FC = LOW							
	Do	φR	φР	fout	Do	φR	φР	fout				
fp < fr	Н	L	L	fr	L	Н	Н	fp				
fp > fr	L	Н	Н	fr	Н	L	L	fp				
fp = fr	Z	L	Η	fr	Z	L	Н	fp				

NOTE: Z = High impedance

When LE is HIGH or Open, BISW has the same characteristics as $\mbox{Do.}$




Figure 6. Detailed Phase Comparator Block Diagram

LOCK DETECT

The Lock Detect (LD) output pin provides a LOW pulse when fr and fp are not equal in phase or frequency. The output is normally HIGH. LD is designed to be the logical NORing of the phase frequency detector's outputs UP and DOWN. See Figure 6. In typical applications the output signal drives external circuitry which provides a steady LOW signal when the loop is locked. See Figure 9.

OSCILLATOR INPUT

For best operation, an external reference oscillator is recommended. The signal should be AC-coupled to the OSCin pin through a coupling capacitor. In this case, no connection to OSCout is required. The magnitude of the AC-coupled signal must be between 500 and 2200 mV peak-to-peak. To optimize the phase noise of the PLL when used in this mode, the input signal amplitude should be closer to the upper specification limit. This maximizes the slew rate of the signal as it switches against the internal voltage reference.

The device incorporates an on–chip reference oscillator/buffer so that an external parallel–resonant fundamental crystal can be connected between OSCin and OSCout. External capacitor C1 and C2 as shown in Figure 10 are required to set the proper crystal load capacitance and oscillator frequency. The values of the capacitors are dependent on the crystal chosen (up to a maximum of 30 pF each including parasitic and stray capacitance). However, using the on–chip reference oscillator, greatly increases the synthesized phase noise.

DUAL INTERNAL CHARGE PUMPS ("ANALOG SWITCH")

Due to the pure Bipolar nature of the ML12202 design, the "analog switch" function is implemented with dual internal charge pumps. The loop filter time constant can be decreased by bypassing the first stage of the loop filter with the charge pump output BISW as shown in Figure 7 below. This enables the VCO to lock in a shorter amount of time.

When LE is HIGH or OPEN ("analog switch is ON"), the output of the second internal charge pump is connected to the BISW pin, and the Do output is ON. The charge pump 2 output on BISW is essentially equal to the charge pump 1 output on Do. When LE is LOW, BISW is in a high impedance state and Do output is active.

Page 8 of 11 www.lansdale.com Issue A

ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7 \text{ to } 5.5 \text{ V}; T_A = -40 \text{ to } 85^{\circ}\text{C}$)


Parameter	Symbol	Min	Тур	Max	Unit	Condition
Supply Current for V _{CC}	Icc		5.8	9.0	mA	Note 1
			7.2	10.5]	Note 2
Supply Current for Vp	ΙP		0.7	1.1	mA	Note 3
			0.8	1.3]	Note 4
Operating Frequency f _{IN} max f _{IN} mir		1100		100	MHz	Note 5
Operating Frequency (OSCin)	Fosc		12	20	MHz	Crystal Mode
				40	MHz	External Reference Mode
Input Sensitivity f _{IN}	VIN	200		1000	mVpp	
OSCir	Vosc	500		2200	mVpp	
Input HIGH Voltage CLK, DATA, LE, FC	VIH	0.7V _{CC}			V	
Input LOW Voltage CLK, DATA, LE, FC	V _{IL}			0.3V _{CC}	V	V _{CC} = 5.5V
Input HIGH Current (DATA and CLK)	lін		1.0	2.0	μΑ	V _{CC} = 5.5V
Input LOW Current (DATA and CLK)	Iμ	-10	-5.0		μΑ	V _{CC} = 5.5V
Input Current (OSCin)	losc		130 -310		μА	OSCin = V _{CC} OSCin = V _{CC} - 2.2V
Input HIGH Current (LE and FC)	lін		1.0	2.0	μΑ	
Input LOW Current (LE and FC)	I _I L	-75	-60		μΑ	
Charge Pump Output Current	I _{Source} 6	-2.6	-2.0	-1.4	mA	V _{Do} = V _P /2; V _P = 2.7V
Do and BISW	I _{Sink} 6	+1.4	+2.0	+2.6]	V _{BISW} = V _P /2; V _P = 2.7V
	I _{Hi–Z}	-15		+15	nA	0.5 < V _{DO} < V _P -0.5 0.5 < V _{BISW} < V _P -0.5
Output HIGH Voltage (LD, ϕ R, ϕ P, f OUT)	Voн	4.4			V	V _{CC} = 5.0V
		2.4			V	V _{CC} = 3.0V
Output LOW Voltage (LD, φR, φP, f _{OUT})	VOL			0.4	V	V _{CC} = 5.0V
				0.4	V	V _{CC} = 3.0V
Output HIGH Current (LD, φR, φP, f _{OUT})	ЮН	-1.0			mA	
Output LOW Current (LD, ϕ R, ϕ P, f OUT)	IOL	1.0			mA	


^{1.} V_{CC} = 3.3V, all outputs open.

4. Vp = 6.0V, all outputs open.

Figure 9. Typical Lock Detect Circuit

Figure 8. Typical External Charge Pump Circuit





^{2.} V_{CC} = 5.5V, all outputs open.

^{3.} $V_P = 3.3V$, all outputs open.

^{5.} AC coupling, F_{IN} measured with a 1000pF capacitor.

^{6.} Source current flows out of the pin and sink current flows into the pin.




Figure 10. Typical Applications Example (16-Pin Package)

C1, C2: Dependent on Crystal Oscillator

Figure 11. Typical Loop Filter

BISW

Do OR EXTERNAL CHARGE PUMP

R

C


R

T

C

0°

6.20 0.229 0.244 0.25 0.50 0.010 0.019



⊕ 0.25 (0.010)M

BS

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.