16-bit Proprietary Microcontroller

F²MC-16FX MB96670 Series

MB96F673/F675

DESCRIPTION

MB96670 series is based on FUJITSU's advanced F^2MC -16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established F^2MC -16LX family thus allowing for easy migration of F^2MC -16LX Software to the new F^2MC -16FX products. F^2MC -16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Technology

0.18µm CMOS

• CPU

- F²MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction execution queue
- \bullet Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available

System clock

- On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- 4MHz to 8MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer modes, Stop mode)

• On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

• Low voltage reset

Reset is generated when supply voltage falls below programmable reference voltage

Code Security

Protects Flash Memory content from unintended read-out

DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbit/s
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan Disable Function
- ADC Pulse Detection Function

Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

• Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

Reload Timers

- 16-bit wide
- Prescaler with $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$ of peripheral clock frequency
- Event count function

• Free-Running Timers

- Signals an interrupt on overflow
- Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

• Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 × 8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture

• Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

LCD Controller

- LCD controller with up to 4COM × 24SEG
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- On-chip drivers for internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- Edge or Level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor

• Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
 - Hardware break: 6 points (shared with code event)
 - Software break: 4096 points
- Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

• Flash Memory

1

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase


■ PRODUCT LINEUP

6


	Features		MB96670	Remark
Product Type		Flash Memory Product	T COMMON TO	
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
64	4.5KB + 32KB	4KB	MB96F673	
12	28.5KB + 32KB	4KB	MB96F675	
Package			LQFP-64	
			FPT-64P-M23/M24	
DMA			2ch	
USART			2ch	LIN-USART 0/1
	with automatic LIN-F transmission/receptio	n	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
I^2C			1ch	I^2C 0
8/10-bit A	A/D Converter		12ch	AN 8/9/12/13/16 to 23
	with Data Buffer		No	
	with Range Compara	tor	Yes	
	with Scan Disable		Yes	
	with ADC Pulse Dete	ction	Yes	
16-bit Re	eload Timer (RLT)		3ch	RLT 1/2/6
16-bit Fr	16-bit Free-Running Timer (FRT)		2ch	FRT 0/1 FRT 0/1 does not have external clock input pin
16 hit In	put Capture Unit (ICU)		4ch	ICU 0/1/4/5
			(2 channels for LIN-USART)	(ICU 0/1 for LIN-USART)
8/16-bit 1 (PPG)	Programmable Pulse Ge	nerator	4ch (16-bit) / 8ch (8-bit)	PPG 0 to 3
	with Timing point cap	oture	Yes	
	with Start delay		No	
with Ramp		No		
CAN Inte	erface		lch	CAN 0 32 Message Buffers
	Motor Controller (SMC	C)	2ch	SMC 0/1
	Interrupts (INT)		7ch	INT 0 to 4/6/7
	skable Interrupt (NMI)		1ch	
Sound G	enerator (SG)		1ch	SG 0
LCD Controller		4COM × 24SEG	COM 0 to 3 SEG 3 to 6/8 to 11/ 19 to 21/23/30/36 to 39/42/45 to 47/54 to 56	
Real Time Clock (RTC)		1ch		
I/O Ports		48 (Dual clock mode) 50 (Single clock mode)		
Clock Calibration Unit (CAL)		1ch		
Clock Output Function		2ch		
Low Vol	tage Reset		Yes	Low Voltage Reset can be disabled by software
Hardwar	e Watchdog Timer		Yes	
On-chip	RC-oscillator		Yes	
On-chip	Debugger		Yes	
Note:	All signals of the namin	haral funct	ion in each product cannot be allocate	d by limiting the nine of

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

■ BLOCK DIAGRAM



■ PIN ASSIGNMENTS



■ PIN FUNCTION DESCRIPTION

	■ PIN FUNCTION DESCRIPTION				
Pin name	Feature	Description			
ADTG	ADC	A/D converter trigger input pin			
ANn	ADC	A/D converter channel n input pin			
AVcc	Supply	Analog circuits power supply pin			
AVRH	ADC	A/D converter high reference voltage input pin			
AVss	Supply	Analog circuits power supply pin			
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin			
CKOTn	Clock Output function	Clock Output function n output pin			
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin			
CKOTXn	Clock Output function	Clock Output function n inverted output pin			
COMn	LCD	LCD Common driver pin			
DEBUG I/F	OCD	On Chip Debugger input/output pin			
DVcc	Supply	SMC pins power supply			
DVss	Supply	SMC pins power supply			
INn	ICU	Input Capture Unit n input pin			
INn_R	ICU	Relocated Input Capture Unit n input pin			
INTn	External Interrupt	External Interrupt n input pin			
INTn_R	External Interrupt	Relocated External Interrupt n input pin			
MD	Core	Input pin for specifying the operating mode			
NMI	External Interrupt	Non-Maskable Interrupt input pin			
Pnn_m	GPIO	General purpose I/O pin			
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)			
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)			
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)			
PWMn	SMC	SMC PWM high current output pin			
RSTX	Core	Reset input pin			
RXn	CAN	CAN interface n RX input pin			
SCKn	USART	USART n serial clock input/output pin			
SCLn	I ² C	I ² C interface n clock I/O input/output pin			
SDAn	I ² C	I ² C interface n serial data I/O input/output pin			
SEGn	LCD	LCD Segment driver pin			
SGAn	Sound Generator	Sound Generator amplitude output pin			
SGOn	Sound Generator	Sound Generator sound/tone output pin			
SINn	USART	USART n serial data input pin			
SOTn	USART	USART n serial data output pin			
TINn	Reload Timer	Reload Timer n event input pin			
TINn_R	Reload Timer	Relocated Reload Timer n event input pin			
TOTn	Reload Timer	Reload Timer n output pin			
TOTn_R	Reload Timer	Relocated Reload Timer n output pin			
TTGn	PPG	Programmable Pulse Generator n trigger input pin			
TXn	CAN	CAN interface n TX output pin			
Vn	LCD	LCD voltage reference pin			
Vcc	Supply	Power supply pin			
Vss	Supply	Power supply pin			
WOT	RTC	Real Time clock output pin			

10

Pin name	Feature	Description	
WOT_R	RTC	Relocated Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	


■ PIN CIRCUIT TYPE


Pin no.	I/O circuit type*	Pin name	
1	Supply	Vss	
2	F	C	
3	M	P03_7 / INT1 / SIN1	
4	Н	P13_0 / INT2 / SOT1	
5	P	P13_1 / INT3 / SCK1 / SEG42	
6	J	P00_7 / SEG19 / SGO0	
7	J	P01_0 / SEG20 / SGA0	
8	J	P02_2 / SEG30 / CKOT0_R	
9	J	P06_5 / IN1 / SEG54 / TTG1	
10	J	P06_6 / TIN1 / SEG55 / IN4_R	
11	J	P06_7 / TOT1 / SEG56 / IN5_R	
12	K	P05_0 / AN8	
13	K	P05_1 / AN9	
14	Supply	AVcc	
15	G	AVRH	
16	Supply	AVss	
17	K	P05_4 / AN12 / INT2_R / WOT_R	
18	K	P05_5 / AN13	
19	R	P08_0 / PWM1P0 / AN16	
20	R	P08_1 / PWM1M0 / AN17	
21	R	P08_2 / PWM2P0 / AN18	
22	R	P08_3 / PWM2M0 / AN19	
23	Supply	DVcc	
24	Supply	DVss	
25	R	P08_4 / PWM1P1 / AN20	
26	R	P08_5 / PWM1M1 / AN21	
27	R	P08_6 / PWM2P1 / AN22	
28	R	P08_7 / PWM2M1 / AN23	
29	P	P13_4 / SIN0 / INT6 / SEG45	
30	J	P13_5 / SOT0 / ADTG / INT7 / SEG46	
31	P	P13_6 / SCK0 / CKOTX0 / SEG47	
32	N	P04_4 / PPG3 / SDA0	

Pin no.	I/O circuit type*	Pin name	
33	N	P04_5 / SCL0	
34	0	DEBUG I/F	
35	Н	P17_0	
36	С	MD	
37	A	X0	
38	A	X1	
39	Supply	Vss	
40	В	P04_0 / X0A	
41	В	P04_1 / X1A	
42	С	RSTX	
43	J	P11_7 / SEG3 / IN0_R	
44	J	P11_0 / COM0	
45	J	P11_1 / COM1 / PPG0_R	
46	J	P11_2 / COM2 / PPG1_R	
47	J	P11_3 / COM3 / PPG2_R	
48	J	P12_0 / SEG4 / IN1_R	
49	J	P12_1 / SEG5 / TIN1_R / PPG0_B	
50	J	P12_2 / SEG6 / TOT1_R / PPG1_B	
51	J	P12_4 / SEG8	
52	J	P12_5 / SEG9 / TIN2_R / PPG2_B	
53	J	P12_6 / SEG10 / TOT2_R / PPG3_B	
54	J	P12_7 / SEG11 / INT1_R	
55	J	P01_1 / SEG21 / CKOT1	
56	J	P01_3 / SEG23	
57	L	P03_0 / SEG36 / V0	
58	L	P03_1 / SEG37 / V1	
59	L	P03_2 / SEG38 / V2	
60	L	P03_3 / SEG39 / V3	
61	M	P03_4 / RX0 / INT4	
62	Н	P03_5 / TX0	
63	Н	P03_6 / INT0 / NMI	
64	Supply	Vec	

^{*:} Please refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.

■ I/O CIRCUIT TYPE





Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH) power supply input pin with protection circuit Without protection circuit against V _{CC} for pins AVRH
Н	Pull-up control P-ch P-ch Pout Nout Standby control for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
J	Pull-up control Pout Nout Automotive input for input shutdown SEG or COM output	CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor SEG or COM output

Туре	Circuit	Remarks
K	P-ch P-ch Pout	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor Analog input
	Standby control for input shutdown N-ch Nout Automotive input Analog input	
	Arialog iripat	
L	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function
	P-ch P-ch Pout	 Programmable pull-up resistor Vn input or SEG output
	Standby control for input shutdown N-ch Nout Automotive input Vn input or SEG output	
M	Pull-up control Pout N-ch Nout Hysteresis input Standby control for input shutdown	CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor

Туре	Circuit	Remarks
N	Pull-up control P-ch P-ch Pout Nout* Hysteresis input Standby control for input shutdown	 CMOS level output (I_{OL} = 3mA, I_{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor *: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.
O	Standby control TTL input	• I _{OL} : 25mA @ 2.7V • TTL input
P	P-ch P-ch Pout N-ch Nout Standby control for input shutdown SEG or COM output	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis inputs with input shutdown function Programmable pull-up resistor SEG or COM output

Туре	Circuit	Remarks
R	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 30mA$,
	P-ch P-ch Pout	I _{OH} = -30mA) • Automotive input with input shutdown function • Programmable pull up /
	N-ch N-ch Nout	Programmable pull-up / pull-down resistorAnalog input
	Pull-down control	
	Standby control for input shutdown	
	Analog input	

■ MEMORY MAP

FF:FFFF _H	USER ROM*1
DD:FFFF _H	Reserved
10:0000 _H	
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
	ROM/RAM
00:8000 _H	MIRROR
RAMSTARTO*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _н	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see the "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

^{*2:} For RAMSTART addresses, please refer to the table on the next page.

^{*3:} Unused GPR banks can be used as RAM area.

■ RAMSTART ADDRESSES

Devices	Bank 0 RAM size	RAMSTART0
MB96F673 MB96F675	4KB	$00.7200_{ m H}$

■ USER ROM MEMORY MAP FOR FLASH DEVICES

Alternative mode CPU address	Flash memory mode address	MB96F673 Flash size 64.5KB + 32KB	MB96F675 Flash size 128.5KB + 32KB	_
FF:FFFFH FF:0000 H	3F:FFFFн 3F:0000н	SA39 - 64KB	SA39 - 64KB	Denk A of Floob A
FE:FFFFH FE:0000H	3E:FFFFн 3E:0000 н		SA38 - 64KB	Bank A of Flash A
DF:A000H	1Ғ:9ҒҒғ	Reserved	Reserved	
DF:8000H	1F:8000н	SA4 - 8KB	SA4 - 8KB	
DF:7FFFн DF:6000н	1F:7FFFн 1F:6000н	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFFн DF:4000н	1F:5FFFн 1F:4000н	SA2 - 8KB	SA2 - 8KB	Dank D Oi i lasii A
DF:3FFFH DF:2000H	1F:3FFFн 1F:2000н	SA1 - 8KB	SA1 - 8KB	
DF:1FFFн DF:0000н	1F:1FFFн 1F:0000н	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFFн DE:0000н		Reserved	Reserved	

^{*:} Physical address area of SAS-512B is from DF:0000 $_{\rm H}$ to DF:01FF $_{\rm H}$. Others (from DF:0200 $_{\rm H}$ to DF:1FFF $_{\rm H}$) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$ -DF:01FF $_{\rm H}$. SAS can not be used for E 2 PROM emulation.

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

	MB96670			
	WB30070	<u></u>		
Pin Number	USART Number	Normal Function		
29		SIN0		
30	USART0	SOT0		
31		SCK0		
3		SIN1		
4	USART1	SOT1		
5		SCK1		

■ INTERRUPT VECTOR TABLE

	KKUPI VEC	TOR TABLE	1		
Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	$3F0_{H}$	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _H	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	$3D4_{H}$	EXCEPTION	No	-	Undefined instruction execution
11	$3D0_{H}$	NMI	No	-	Non-Maskable Interrupt
12	$3CC_H$	DLY	No	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	$3C0_{H}$	SC_TIMER	No	15	Sub Clock Timer
16	$3BC_H$	LVDI	No	16	Low Voltage Detector
17	$3B8_{\rm H}$	EXTINT0	Yes	17	External Interrupt 0
18	$3B4_{H}$	EXTINT1	Yes	18	External Interrupt 1
19	$3B0_{H}$	EXTINT2	Yes	19	External Interrupt 2
20	$3AC_H$	EXTINT3	Yes	20	External Interrupt 3
21	$3A8_{H}$	EXTINT4	Yes	21	External Interrupt 4
22	$3A4_{H}$	-	-	22	Reserved
23	$3A0_{\rm H}$	EXTINT6	Yes	23	External Interrupt 6
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	$398_{\rm H}$	-	-	25	Reserved
26	$394_{\rm H}$	-	-	26	Reserved
27	$390_{\rm H}$	-	-	27	Reserved
28	$38C_{\rm H}$	-	-	28	Reserved
29	$388_{\rm H}$	-	-	29	Reserved
30	$384_{\rm H}$	-	-	30	Reserved
31	$380_{\rm H}$	-	-	31	Reserved
32	$37C_{H}$	-	-	32	Reserved
33	$378_{\rm H}$	CAN0	No	33	CAN Controller 0
34	$374_{\rm H}$	-	-	34	Reserved
35	$370_{\rm H}$	-	-	35	Reserved
36	$36C_{H}$	-	-	36	Reserved
37	$368_{\rm H}$	-	-	37	Reserved
38	$364_{\rm H}$	PPG0	Yes	38	Programmable Pulse Generator 0
39	$360_{\rm H}$	PPG1	Yes	39	Programmable Pulse Generator 1
40	$35C_{\rm H}$	PPG2	Yes	40	Programmable Pulse Generator 2

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
41	358_{H}	PPG3	Yes	41	Programmable Pulse Generator 3
42	$354_{\rm H}$	-	-	42	Reserved
43	350_{H}	-	-	43	Reserved
44	34C _H	-	-	44	Reserved
45	348 _H	-	-	45	Reserved
46	$344_{\rm H}$	-	-	46	Reserved
47	340_{H}	-	-	47	Reserved
48	33C _H	-	-	48	Reserved
49	338 _H	-	-	49	Reserved
50	$334_{\rm H}$	-	-	50	Reserved
51	330_{H}	-	-	51	Reserved
52	$32C_{\rm H}$	-	-	52	Reserved
53	328 _H	-	-	53	Reserved
54	324 _H	-	-	54	Reserved
55	320_{H}	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	$318_{\rm H}$	-	-	57	Reserved
58	314 _H	-	-	58	Reserved
59	$310_{\rm H}$	RLT1	Yes	59	Reload Timer 1
60	$30C_{\rm H}$	RLT2	Yes	60	Reload Timer 2
61	308_{H}	-	-	61	Reserved
62	$304_{\rm H}$	-	-	62	Reserved
63	300_{H}	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	$2F4_{H}$	ICU1	Yes	66	Input Capture Unit 1
67	$2F0_{H}$	-	-	67	Reserved
68	2EC _H	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	$2E4_{H}$	ICU5	Yes	70	Input Capture Unit 5
71	$2E0_{\mathrm{H}}$	-	-	71	Reserved
72	$2DC_{H}$	-	-	72	Reserved
73	$2D8_{H}$	-	-	73	Reserved
74	2D4 _H	-	-	74	Reserved
75	$2D0_{\mathrm{H}}$	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	-	-	77	Reserved
78	2C4 _H	-	-	78	Reserved
79	2C0 _H	-	-	79	Reserved
80	2BC _H	-	-	80	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	$2B8_{H}$	-	-	81	Reserved
82	$2B4_{H}$	-	-	82	Reserved
83	$2\mathrm{B0}_\mathrm{H}$	-	-	83	Reserved
84	$2AC_H$	-	-	84	Reserved
85	$2A8_{H}$	-	-	85	Reserved
86	$2A4_{H}$	-	-	86	Reserved
87	$2A0_{H}$	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298_{H}	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290_{H}	-	-	91	Reserved
92	28C _H	-	-	92	Reserved
93	288_{H}	RTC0	No	93	Real Time Clock
94	$284_{\rm H}$	CAL0	No	94	Clock Calibration Unit
95	280_{H}	SG0	No	95	Sound Generator 0
96	27C _H	IIC0	Yes	96	I ² C interface 0
97	278_{H}	-	-	97	Reserved
98	$274_{\rm H}$	ADC0	Yes	98	A/D Converter 0
99	270_{H}	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	LINR0	Yes	101	LIN USART 0 RX
102	264 _H	LINT0	Yes	102	LIN USART 0 TX
103	260_{H}	LINR1	Yes	103	LIN USART 1 RX
104	25C _H	LINT1	Yes	104	LIN USART 1 TX
105	258 _H	-	-	105	Reserved
106	254 _H	-	-	106	Reserved
107	250_{H}	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	-	-	109	Reserved
110	244 _H	-	-	110	Reserved
111	240_{H}	-	-	111	Reserved
112	23C _H	-	-	112	Reserved
113	238 _H	-	-	113	Reserved
114	234 _H	-	-	114	Reserved
115	230 _H	-	-	115	Reserved
116	22C _H	-	-	116	Reserved
117	228 _H	-	-	117	Reserved
118	224 _H	-	-	118	Reserved
119	220_{H}	-	-	119	Reserved
120	21C _H	-	-	120	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218_{H}	-	-	121	Reserved
122	$214_{\rm H}$	-	-	122	Reserved
123	210_{H}	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208_{H}	-	-	125	Reserved
126	204_{H}	-	-	126	Reserved
127	200_{H}	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	$1F0_{H}$	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	1E0 _H	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	$1D8_{H}$	-	-	137	Reserved
138	1D4 _H	-	-	138	Reserved
139	$1D0_{H}$	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _H	-	-	143	Reserved

HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device. For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2k\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




(2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin must be configured as GPIO.

(3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



4. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss must be connected to the device from the power supply with lowest possible impedance. As a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between Vcc and Vss as close as possible to Vcc and Vss pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV $_{CC}$, AVRH) and analog inputs (ANn) on after turning the digital power supply (V $_{CC}$) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as AV $_{CC}$ = V_{CC} , AV $_{SS}$ = AVRH = V_{SS} .

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

11. SMC power supply pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

However note that the SMC I/O pin state is undefined if DV_{CC} is powered on and V_{CC} is below 3V. To avoid this, we recommend to always power V_{CC} before DV_{CC} .

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings


D	0		Ra	ting	11.26	D 1 .	
Parameter	Symbol	Condition	Min	Max	Unit	Remarks	
Power supply voltage*1	V_{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V		
Analog power supply voltage*1	AV_{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$	
Analog reference voltage*1	AVRH	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH$, $AVRH \ge AV_{SS}$	
SMC Power supply*1	$\mathrm{DV}_{\mathrm{CC}}$	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC} = DV_{CC}^{*2}$	
LCD power supply voltage*1	V0 to V3	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	V0 to V3 must not exceed V _{CC}	
Input voltage*1	$V_{\rm I}$	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm I} \le (D)V_{\rm CC} + 0.3V^{*3}$	
Output voltage*1	V _O	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_0 \le (D)V_{CC} + 0.3V^{*3}$	
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4	
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	16	mA	Applicable to general purpose I/O pins *4	
•	I_{OL}	-	-	15	mA	Normal port	
WT W 1 1 '		$T_A = -40$ °C	-	52	mA	•	
"L" level maximum	т	$T_A = +25$ °C	-	39	mA	TT' 1	
output current	I_{OLSMC}	$T_A = +85$ °C	-	32	mA	High current port	
		$T_A = +105^{\circ}C$	-	30	mA		
	I_{OLAV}	-	-	4	mA	Normal port	
	OLIV	$T_A = -40$ °C	-	40	mA	1	
"L" level average	_	$T_A = +25$ °C	-	30	mA		
output current	$I_{OLAVSMC}$	$T_A = +85$ °C	_	25	mA	High current port	
		$T_A = +105$ °C	-	23	mA		
"L" level maximum	$\Sigma I_{ m OL}$	-	_	34	mA	Normal port	
overall output current	ΣI_{OLSMC}	-	-	180	mA	High current port	
"L" level average	$\Sigma I_{ m OLAV}$	-	-	17	mA	Normal port	
overall output current	$\Sigma I_{OLAVSMC}$	-	-	90	mA	High current port	
	I_{OH}	-	-	-15	mA	Normal port	
	On	$T_A = -40^{\circ}C$	-	-52	mA	1	
"H" level maximum	-	$T_A = +25$ °C	-	-39	mA	TT 1	
output current	I_{OHSMC}	$T_A = +85$ °C	-	-32	mA	High current port	
		$T_A = +105^{\circ}C$	-	-30	mA		
	I_{OHAV}	-	-	-4	mA	Normal port	
WITH 1 1 .		$T_A = -40$ °C	-	-40	mA		
"H" level average	T	$T_A = +25$ °C	-	-30	mA	Itial	
output current	$I_{OHAVSMC}$	$T_A = +85$ °C	-	-25	mA	High current port	
		$T_A = +105$ °C	-	-23	mA		
"H" level maximum	ΣI_{OH}	-	-	-34	mA	Normal port	
overall output current	ΣI_{OHSMC}	-	-	-180	mA	High current port	
"H" level average	ΣI_{OHAV}	-	-	-17	mA	Normal port	
overall output current	$\Sigma I_{OHAVSMC}$	-	-	-90	mA	High current port	
Power consumption*5	P_{D}	$T_A = +105$ °C		281 *6	mW		

Doromotor	Cumbal	Condition	Ra	ting	Unit	Domarka	
Parameter	Symbol	Condition	Min	Max	Unit	Remarks	
Operating ambient temperature	T_A	-	-40	+105	°C		
Storage temperature	T_{STG}	-	-55	+150	°C		

^{*1:} This parameter is based on $V_{SS} = AV_{SS} = DV_{SS} = 0V$.

- *2: AV_{CC} and V_{CC} and DV_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *3: V_I and V_O should not exceed $V_{CC} + 0.3V$. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of high current ports depend on DV_{CC} . Input/Output voltages of standard ports depend on V_{CC} .
- *4: Applicable to all general purpose I/O pins (Pnn_m).
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may
 affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
 resulting supply voltage may not be sufficient to operate the Power reset.
 - The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_{D} = P_{IO} + P_{INT}$$

32

 $P_{IO} = \Sigma \left(V_{OL} \times I_{OL} + V_{OH} \times I_{OH} \right) \left(I/O \text{ load power dissipation, sum is performed on all } I/O \text{ ports} \right)$

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_A is the analog current consumption into AV_{CC} .

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Ullit	Remarks
Power supply	V_{CC} , DV_{CC}	2.7	-	5.5	V	
voltage	V _{CC} , DV _{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	C_{S}	0.5	1.0 to 3.9	4.7	μF	$1.0\mu F$ (Allowance within \pm 50%) $3.9\mu F$ (Allowance within \pm 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_S .

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

		Pin	V _{CC} - DV _{CC} - 2.7 V to 3.3 V, V _S	211	Value								
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks					
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	25	-	mA	$T_A = +25$ °C					
	I_{CCPLL}							Flash 0 wait	-	-	34	mA	$T_A = +105$ °C
			(CLKRC and CLKSC stopped)										
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25$ °C					
	I _{CCMAIN}		Flash 0 wait (CLKPLL, CLKSC and	-	-	7.5	mA	$T_A = +105$ °C					
			CLKRC stopped)										
Power supply		I _{CCRCH} Vec	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.7	-	mA	$T_A = +25$ °C					
current in Run modes*1	I _{CCRCH}		Flash 0 wait (CLKMC, CLKPLL and	-	-	5.5	mA	$T_A = +105$ °C					
			CLKSC stopped) RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.15	-	mA	T _A = +25°C					
	I _{CCRCL}			Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	-	3.2	mA	$T_A = +105$ °C				
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	$T_A = +25$ °C					
	I _{CCSUB}		Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	-	3	mA	$T_A = +105$ °C					

Davasatas	Cy week ed	Pin	Conditions		Value		l ladit	Develop
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Sleep mode with CLKS1/2 = CLKP1/2 =	-	6.5	-	mA	$T_A = +25$ °C
	I_{CCSPLL}		32MHz (CLKRC and CLKSC stopped)	-	-	13	mA	$T_A = +105^{\circ}C$
	т		Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz,	-	0.9	-	mA	$T_A = +25$ °C
	I _{CCSMAIN}		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	ı	ı	4	mA	$T_A = +105^{\circ}C$
Power supply	I _{CCSRCH}	Vec	RC Sleep mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	0.5	-	mA	$T_A = +25$ °C
current in Sleep modes*1			2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	1	1	3.5	mA	$T_A = +105$ °C
			RC Sleep mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	ı	0.06	ı	mA	$T_A = +25$ °C
			100kHz (CLKMC, CLKPLL and CLKSC stopped)	-	-	2.7	mA	$T_A = +105^{\circ}C$
	ī		Sub Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.04	-	mA	$T_A = +25$ °C
	I_{CCSSUB}		32kHz, (CLKMC, CLKPLL and CLKRC stopped)	-	-	2.5	mA	$T_A = +105$ °C

Darameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Oill	IXCIIIAIKS
			PLL Timer mode with	-	2480	2710	μΑ	$T_A = +25$ °C
	I _{CCTPLL}		CLKP1 = 32MHz (CLKRC and CLKSC stopped)	-	-	3955	μΑ	$T_A = +105$ °C
	ī		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0	-	285	325	μΑ	$T_A = +25$ °C
	I _{CCTMAIN}		(CLKPLL, CLKRC and CLKSC stopped)	-	-	1055	μΑ	$T_A = +105$ °C
Power supply	I _{CCTRCH}	Vcc	RC Timer mode with CLKRC = 2MHz,	-	160	210	μΑ	$T_A = +25$ °C
current in Timer modes*2			SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	970	μΑ	$T_A = +105$ °C
modes			RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0	-	30	70	μΑ	$T_A = +25^{\circ}C$
			(CLKPLL, CLKMC and CLKSC stopped)	-	-	820	μΑ	$T_A = +105$ °C
	I _{CCTSUB}		Sub Timer mode with CLKSC = 32kHz	-	25	55	μΑ	$T_A = +25$ °C
	*CC1SUB		(CLKMC, CLKPLL and CLKRC stopped)	-	-	800	μΑ	$T_A = +105$ °C

Doromotor	Cumbal	Pin	Conditions		Value		Linit	Remarks	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remaiks	
Power supply	_			-	20	55	μΑ	$T_A = +25$ °C	
current in Stop mode ^{*3}	I_{CCH}		-	-	1	800	μΑ	$T_A = +105^{\circ}C$	
Flash Power	I _{CCFLASHPD}		_	_	36	70	μΑ		
Down current	1CCFLASHPD				30	70	μπ		
Power supply current for active Low	I_{CCLVD}	Vec	Low voltage	-	5	-	μΑ	$T_A = +25$ °C	
Voltage detector*4	1CCLVD		detector enabled	_	-	12.5	μΑ	$T_A = +105$ °C	
Flash Write/	ī			-	12.5	-	mA	$T_A = +25$ °C	
Erase current*5	I _{CCFLASH}		-	-	-	20	mA	$T_A = +105$ °C	

^{*1:} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

^{*2:} The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

^{*3:} The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

^{*4}: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

^{*5:} When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

(2) Pin Characteristics

			$V_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V$				V, I _A	$= -40^{\circ}\text{C to} + 105^{\circ}\text{C}$
Doromotor	Symbol	Pin	Conditions		<u>Valu</u> e		Linit	Domarka
Parameter	Symbol	name	Conditions	Min	V	Remarks		
				V _{CC}		V_{CC}	17	CMOS Hysteresis
	17	Port inputs	-	$\times 0.7$	-	+0.3	V	input
	V_{IH}	Pnn_m		V_{CC}		V_{CC}	17	AUTOMOTIVE
			-	$\times 0.8$	-		V	Hysteresis input
"H" level	V	X0	External clock in	VD		VD	V	VD-1 9V/±0 15V/
	V_{IHX0S}	ΛU	"Fast Clock Input mode"	× 0.8		٧D	V	V D-1.8 V±0.13 V
	V	X0A	External clock in	V_{CC}		V_{CC}	V	
input voltage	V_{IHX0AS}	AUA	"Oscillation mode"	$\times 0.8$	-	+0.3	V	
voitage	W	RSTX		V_{CC}		V_{CC}	W	CMOS Hysteresis
	V_{IHR}	KSIA	•	$\times 0.8$	_	+0.3	v	input
	V_{IHM}	MD		V_{CC}			V	CMOS Hysteresis
	V IHM		<u>-</u>	- 0.3	_		v	input
	V_{IHD}	DEBUG	_	2.0	_	V_{CC}	V	TTI Innut
	▼ IHD	I/F					•	•
		Port	_	$ m V_{SS}$	_		V	CMOS Hysteresis
	V_{IL}			- 0.3			'	
	' IL		-	V_{SS}	_		V	
		_		- 0.3			,	Hysteresis input
	$V_{\rm ILX0S}$	X0	External clock in "Fast	V_{SS}	_		V	VD=1.8V±0.15V
"L" level	, ILX02	710	Clock Input mode"				,	VB 1.0 V=0.15 V
input	V _{ILX0AS}	X0A	External clock in	V_{SS}	_		V	
voltage	* ILXUAS	71071	"Oscillation mode"	- 0.3			,	
	V_{ILR}	RSTX	-	V_{SS}	_		V	CMOS Hysteresis
	* ILK	10111		- 0.3			,	1
	$V_{\rm ILM}$	MD	_	V_{SS}	_		v	CMOS Hysteresis
	* ILIVI			- 0.3		+ 0.3		input
	$V_{\rm ILD}$	DEBUG	-	V_{SS}	_	0.8	V	TTL Input
	V ILD	I/F		- 0.3		0.0	,	112 mpst

Davanastan	C. mala al	Pin	Conditions		Value	!	1 1 :4	Damarka
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			$4.5V \le (D)V_{CC} \le 5.5V$					
	$ m V_{OH4}$	4mA	$I_{OH} = -4mA$	$(D)V_{CC}$	_	(D)V _{CC}	V	
	, OH4	type	$2.7V \le (D)V_{CC} < 4.5V$	- 0.5		(2), (0	,	
			$I_{OH} = -1.5 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$ $I_{OH} = -52mA$					
			$2.7V \le DV_{CC} < 4.5V$					$T_A = -40$ °C
			$I_{OH} = -18\text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OH} = -39 \text{mA}$		-			$T_A = +25$ °C
"H" level		High	$2.7V \le DV_{CC} < 4.5V$					1 _A 123 C
output	$V_{ m OH30}$	Drive	$I_{OH} = -16\text{mA}$	DV_{CC}		$\mathrm{DV}_{\mathrm{CC}}$	V	
voltage	01130	type*	$4.5V \le DV_{CC} \le 5.5V$	- 0.5				
			$I_{OH} = -32 \text{mA}$ $2.7 \text{V} \le \text{DV}_{CC} < 4.5 \text{V}$					$T_A = +85$ °C
			$I_{OH} = -14.5 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$	-				
			$I_{OH} = -30 \text{mA}$					T - ±105°C
			$2.7V \le DV_{CC} < 4.5V$					$T_A = +105^{\circ}C$
			$I_{OH} = -14 \text{mA}$					
		3mA type	$4.5V \le V_{CC} \le 5.5V$	17				
	V_{OH3}		$I_{OH} = -3 \text{ mA}$ $2.7 \text{V} \le \text{V}_{CC} \le 4.5 \text{V}$	V _{CC} - 0.5	-	V_{CC}	V	
		туре	$I_{OH} = -1.5 \text{mA}$	- 0.3				
			$4.5V \le (D)V_{CC} \le 5.5V$					
	V_{OL4}	4mA type	$I_{OL} = +4mA$		-	0.4	V	
			$2.7V \le (D)V_{CC} < 4.5V$	-				
			$I_{OL} = +1.7 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OL} = +52 \text{mA}$	-				$T_A = -40$ °C
			$2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +22mA$					
			$4.5V \le DV_{CC} \le 5.5V$	1				
			$I_{OL} = +39 \text{mA}$					
UT U 11		TT: . 1.	$2.7V \le DV_{CC} < 4.5V$					$T_A = +25$ °C
"L" level output	V_{OL30}	High Drive	$I_{OL} = +18 \text{mA}$			0.5	V	
voltage	V OL30	type*	$4.5V \le DV_{CC} \le 5.5V$	-	_	0.5	'	
vollage		type	$I_{OL} = +32 \text{mA}$					$T_A = +85$ °C
			$2.7V \le DV_{CC} < 4.5V$					A
			$I_{OL} = +14 \text{mA}$ $4.5 \text{V} \le D \text{V}_{CC} \le 5.5 \text{V}$					_
			$I_{OL} = +30 \text{mA}$					
			$2.7V \le DV_{CC} < 4.5V$					$T_A = +105^{\circ}C$
			$I_{OL} = +13.5 \text{mA}$					
	V	3mA	$2.7V \le V_{CC} < 5.5V$	_	_	0.4	V	
	V _{OL3}	type	$I_{OL} = +3 \text{mA}$	_		0.4	, v	
	V_{OLD}	DEBUG	$V_{\rm CC} = 2.7V$	0	_	0.25	V	
	· OLD	I/F	$I_{OL} = +25 \text{mA}$					

Parameter	Symbol	Pin name	Conditions	Min	Value Typ	Max	Unit	Remarks
Input leak	Pnn_m		$\begin{aligned} &V_{SS} < V_I < V_{CC} \\ &AV_{SS} < V_I < \\ &AV_{CC}, AVRH \end{aligned}$	- 1	-	+ 1	μΑ	Single port pin except high current output I/O for SMC
current	-IL	P08_m	$\begin{aligned} DV_{SS} &< V_{I} < DV_{CC} \\ AV_{SS} &< V_{I} < \\ AV_{CC}, AVRH \end{aligned}$	- 3	-	+ 3	μΑ	
Total LCD leak current	$\Sigma I_{ILCD} $	All SEG/ COM pin	$V_{CC} = 5.0V$	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R_{LCD}	Between V3 and V2, V2 and V1, V1 and V0	$V_{\rm CC} = 5.0 V$	6.25	12.5	25	kΩ	
Pull-up resistance value	R_{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Pull-down resistance value	R _{DOWN}	P08_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C_{IN}	Other than C, Vcc, Vss, DVcc DVss, AVcc, AVss, AVRH, P08_m	-	-	5	15	pF	
		P08_m	-	-	15	30	pF	


^{*:} In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1").

4. AC Characteristics


(1) Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

·	Cymbol	Pin		Value	AVSS	Linit	
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
		X0, X1	4	ı	8	MHz	When using a crystal oscillator, PLL off
Input frequency	$ m f_{C}$		ı	ı	8	MHz	When using an opposite phase external clock, PLL off
			4	ı	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
	$ m f_{FCI}$	X0	-	1	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	$t_{ m CYLH}$	-	125	-	ı	ns	
Input clock pulse width	$P_{ m WH}, \ P_{ m WL}$	-	55	-	-	ns	





The amplitude changes by resistance, capacity which added outside or the difference of the device.



(2) Sub Clock Input Characteristics

	$(V_{CC} =$	$= AV_{CC} = 1$	$DV_{CC} = 2.7V$ to	5.5V, V ₅	$_{\rm SS} = {\rm AV}_{\rm SS} =$	= DV _{SS} =	: 0V, T _A	$= -40^{\circ}\text{C to} + 105^{\circ}\text{C}$
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiailletei	Symbol	name	Conditions	Min	Тур	Max	5	Remarks
Input frequency		X0A,	-	ı	32.768	ı	kHz	When using an oscillation circuit
	$ m f_{CL}$	XIA XIA	-	ı	1	100	kHz	When using an opposite phase external clock
		X0A	-	-	1	50	kHz	When using a single phase external clock
Input clock cycle	$t_{ m CYLL}$	-	-	10	-	-	μs	
Input clock pulse width	-	-	$P_{ m WH}/t_{ m CYLL}$ $P_{ m WL}/t_{ m CYLL}$	30	-	70	%	





(3) Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Parameter	Symbol		Value		Unit	Remarks
Farameter	Syllibol	Min	Тур	Max	Ullit	Remarks
Clock frequency	£.	50	100	200	kHz	When using slow frequency of RC oscillator
	$f_{ m RC}$	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	4	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
	$t_{ m RCSTAB}$	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)


(4) Internal Clock Timing

(VCC AVCC DVCC 2	v to 3.3 v, v ss Av ss	DVSS OV, I	A - 40 C 10	<u> 105 C)</u>
Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Offic
Internal System clock frequency (CLKS1 and CLKS2)	f_{CLKS1}, f_{CLKS2}	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f_{CLKB}, f_{CLKP1}	-	32	MHz
Internal peripheral clock frequency (CLKP2)	$ m f_{CLKP2}$	-	32	MHz

(5) Operating Conditions of PLL


 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol		Value)	Unit	Remarks
Faiailletei	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time	t_{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f_{PLLI}	4	-	8	MHz	
PLL macro oscillation clock frequency	f_{CLKVCO}	56	ı	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz




(6) Reset Input

Parameter	Symbol	Pin name	Va	Unit	
i arameter	Symbol	1 III Hairie	Min	Max	Offic
Reset input time	4	DCTV	10	-	μs
Rejection of reset input time	$t_{ m RSTL}$	RSTX	1	-	μs



(7) Power-on Reset Timing

Parameter	Symbol	Pin name		Value	Unit	
	Syllibol	Fill flame	Min	Тур	Max	Offic
Power on rise time	t_{R}	Vcc	0.05	-	30	ms
Power off time	$t_{ m OFF}$	Vcc	1	-	-	ms



(8) USART Timing

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C}, C_L = 50 \text{pF})$


, 20 E		Pin	Conditions	$4.5V \le V_C$		2.7V ≤ V _C		
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t_{SCYC}	SCKn		$4t_{CLKP1}$	ı	4t _{CLKP1}	ı	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKn,		- 20	+ 20	- 30	+ 30	ns
Serri v ser delaj unio	SLOVI	SOTn		-				110
$SOT \rightarrow SCK \uparrow delay time$	t _{OVSHI}	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1}$ -20^*	-	$N \times t_{CLKP1}$ -30^*	-	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKn,	clock mode	t _{CLKP1}	_	t _{CLKP1}	_	ns
Sit 7 Sett 1 Setup time	UVSHI	SINn		+ 45	_	+ 55	_	115
$SCK \uparrow \rightarrow SIN \text{ hold time}$	$t_{ m SHIXI}$	SCKn,		0	_	0	_	ns
Seri / Sir (nord time	SHIAI	SINn						110
Serial clock "L" pulse width	t_{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	$t_{ m SHSL}$	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	1	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVE}$	SCKn, SOTn	External shift	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
		SCKn,	clock mode	+ /2	T 43	+ /2	+ 33	
$SIN \rightarrow SCK \uparrow setup time$	t_{IVSHE}	SINn	Clock mode	$t_{CLKP1}/2 + 10$	-	$t_{\text{CLKP1}}/2 + 10$	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	town	SCKn,		t_{CLKP1}	_	t_{CLKP1}	_	ns
	$t_{\rm SHIXE}$	SINn		+ 10	•	+ 10	-	113
SCK fall time	$t_{\rm F}$	SCKn		-	20	-	20	ns
SCK rise time	t_R	SCKn		-	20	-	20	ns


Notes:

- AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on t_{SCYC} and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

t _{SCYC}	N
$4 \times t_{\text{CLKP1}}$	2
$5 \times t_{\text{CLKP1}}, 6 \times t_{\text{CLKP1}}$	3
$7 \times t_{\text{CLKP1}}, 8 \times t_{\text{CLKP1}}$	4






(9) External Input Timing

48

Doromotor		Din name	Value		Unit	,
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
		Pnn_m				General Purpose I/O
		ADTG	$2t_{\text{CLKP1}} + 200$ $(t_{\text{CLKP1}} = 1/f_{\text{CLKP1}})^*$			A/D Converter trigger
	t _{INH} t _{INL} -				no	input
		TINn, TINn_R		=	PPC	Reload Timer
Input pulse width		TTGn				PPG trigger input
		INn, INn_R				Input Capture
		INTn, INTn_R				External Interrupt
		NMI	200	-	ns	Non-Maskable
		1 11/11				Interrupt

^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.




(10) I²C Timing

\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		<u>cc</u>		0 00	, ,,		
Parameter	Symbol	Conditions	Typical mode		High-speed mode* ⁴		Unit
	-		Min	Max	Min	Max	
SCL clock frequency	f_{SCL}		0	100	0	400	kHz
(Repeated) START condition							
hold time	t_{HDSTA}		4.0	-	0.6		μs
$SDA \downarrow \rightarrow SCL \downarrow$							
SCL clock "L" width	$t_{ m LOW}$		4.7	-	1.3	-	μs
SCL clock "H" width	$t_{ m HIGH}$		4.0	-	0.6	=.	μs
(Repeated) START condition							
setup time	t_{SUSTA}		4.7	-	0.6	-	μs
$SCL \uparrow \rightarrow SDA \downarrow$		$C_{L} = 50 \text{pF},$ $R = (\text{Vp/I}_{OL})^{*1}$					
Data hold time	t	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	He
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}		U	J. 1 J	U	0.9	μs
Data setup time	t		250	_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{ m SUDAT}$		230	-	100	-	115
STOP condition setup time	$t_{ m SUSTO}$		4.0	_	0.6	_	He
$SCL \uparrow \rightarrow SDA \uparrow$	SUSTO		7.0	_	0.0		μs
Bus free time between							
"STOP condition" and	$t_{ m BUS}$		4.7	-	1.3	-	μs
"START condition"							

^{*1:} R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*4:} For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250 \text{ns}$ ".

5. A/D Converter

(1) Electrical Characteristics for the A/D Converter


_ ·			Value			0 V, 1 _A	- 40 C to + 103 C)
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Тур - 20	AV _{SS} + 0.5LSB	Typ + 20	mV	
Full transition voltage	V_{FST}	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	_	_	1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$
Compare time	-		2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$
Sampling time*	_	_	0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$
Sampling time			1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$
Power supply	I_A		-	2.0	3.1	mA	A/D Converter active
current	I_{AH}	AV_{CC}	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I_R	AVDII	-	520	810	μΑ	A/D Converter active
(between AVRH and AV _{SS})	I_{RH}	AVRH	-	-	1.0	μΑ	A/D Converter not operated
Analog input	C_{VIN}	AN8,9,12,13	-	-	15.5	pF	
capacity	CVIN	AN16 to 23	-	-	17.4	pF	
Analog impedance	$R_{ m VIN}$	ANn	-	-	1450	Ω	$4.5 \mathrm{V} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{V}$
	TVIN	AIVII	-	-	2700	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input		AN8,9,12,13	- 1	-	+ 1	μΑ	$AV_{SS} < V_{AIN} <$
current (during conversion)	I_{AIN}	AN16 to 23	- 3	-	+ 3	μΑ	AV _{CC} , AVRH
Analog input voltage	V _{AIN}	ANn	AV_{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	AV _{CC} - 0.1	-	AV_{CC}	V	
Variation between channels	-	ANn	-	-	4	LSB	

^{*:} Time for each channel.

(2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp [Min] = $7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. (0.5 μ s for 4.5V \leq AV_{CC} \leq 5.5V, 1.2 μ s for 2.7V \leq AV_{CC} < 4.5V)
- \bullet If the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu F$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV_{SS}| becomes smaller.

(3) Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b00000000000 \longleftrightarrow 0b0000000001) to the full-scale

transition point (0b11111111110 $\leftarrow \rightarrow$ 0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

•Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage: Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.




Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.


 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



6. High Current Output Slew Rate

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	mbol Pin Conditions Value			Unit	Remarks		
Parameter	Syllibol	name	Conditions	Min	Тур	Max	Ullit	Remarks
Output rise/fall time	$t_{ m R30}, \ t_{ m F30}$	P08_m	Outputs driving strength set to "30mA"	15	-	75	ns	C _L =85pF





7. Low Voltage Detection Characteristics


Parameter	Symbol	Conditions	1, 22 1, 23	Unit			
Farameter	Symbol Conditions		Min	Тур	Max	Offic	
	$V_{ m DL0}$	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V	
	V_{DL1}	$CILCR:LVL = 0001_{B}$	2.79	3.00	3.21	V	
	V_{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V	
Detected voltage*1	V_{DL3}	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V	
	V_{DL4}	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V	
	V_{DL5}	$CILCR:LVL = 0111_B$	3.73	4.00	4.27	V	
	$V_{ m DL6}$	$CILCR:LVL = 1001_B$	3.91	4.20	4.49	V	
Power supply voltage change rate*2	dV/dt	-	- 0.004	-	+ 0.004	V/µs	
II-stanosiai dth	17	CILCR:LVHYS=0	-	-	50	mV	
Hysteresis width	V_{HYS}	CILCR:LVHYS=1	80	100	120	mV	
Stabilization time	$T_{LVDSTAB}$	-	-	-	75	μs	
Detection delay time	t _d	-	-	-	30	μs	

^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2:} In order to perform the low voltage detection at the detection voltage (V_{DLX}) , be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.







8. Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter		Conditions	Value			Lloit	Domorko	
Parar	neter	Conditions	Min	Тур	Max	Unit	Remarks	
	Large Sector	-	-	1.6	7.5	S	In also do a servido di una	
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S	prior to internal erase.	
Word (16-bit) writ	te time	-	-	25	400	μs		
Chip erase time		-	-	5.11	25.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector.

To put it concrete, change the external power in the range of change ration of power supply voltage^{*1} after the external power falls below the detection voltage (V_{DLX}) .

Write/Erase cycles and data hold time


Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 *2


^{*1:} See "7. Low Voltage Detection Characteristics".


^{*2:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).


■ EXAMPLE CHARACTERISTICS

The diagrams below show the characteristics of one measured sample with typical process parameters.









Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Claan mada	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
Sleep mode	PLL	Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
	114411 0501	Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
T. 1	DI I	(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
		(System clocks are stopped in this mode) Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
	Wall osc.	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
	1	FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode

■ ORDERING INFORMATION

MCU with CAN controller


WIGO WILLT OF IT COTTLICTION		
Part number	Flash memory	Package
MB96F673RBPMC-GSE1		64-pin plastic LQFP
MB96F673RBPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F673RBPMC1-GSE1	(96.5KB)	64-pin plastic LQFP
MB96F673RBPMC1-GSE2		(FPT-64P-M24)
MB96F675RBPMC-GSE1		64-pin plastic LQFP
MB96F675RBPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F675RBPMC1-GSE1	(160.5KB)	64-pin plastic LQFP
MB96F675RBPMC1-GSE2		(FPT-64P-M24)

MCU without CAN controller


Part number	Flash memory	Package
MB96F673ABPMC-GSE1		64-pin plastic LQFP
MB96F673ABPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F673ABPMC1-GSE1	(96.5KB)	64-pin plastic LQFP
MB96F673ABPMC1-GSE2		(FPT-64P-M24)
MB96F675ABPMC-GSE1		64-pin plastic LQFP
MB96F675ABPMC-GSE2	Flash A	(FPT-64P-M23)
MB96F675ABPMC1-GSE1	(160.5KB)	64-pin plastic LQFP
MB96F675ABPMC1-GSE2		(FPT-64P-M24)


■ PACKAGE DIMENSION

64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	12.0 × 12.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.47 g
(FPT-64P-M23)	Code (Reference)	P-LQFP64-12 × 12-0.65



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	on a page is indicated by a vertical li	Change Results
. ugo	000	
-	-	PRELIMINARY Version(DS704-00001-0v03-E) → OFFICIAL Version (DS704-00001-1v0-E)
	■FEATURES	Changed the description of "System clock"
	■FEATURES	Up to 16 MHz external clock for devices with fast clock input
		feature
2		→ →
		Up to 8 MHz external clock for devices with fast clock input
		feature
		Changed the description of "Built-in On Chip Debugger"
5		- Event sequencer: 2 levels
		→
		- Event sequencer: 2 levels + reset
	■PRODUCT LINEUP	Changed the Remark of RLT
6		RTL 1/2/6 Only RLT6 can be used as PPG clock source →
		RTL 1/2/6
	■BLOCK DIAGRAM	Deleted the block of RLT6 from PPG block
		Changed the RLT block
7		2ch
		\rightarrow
		1/2/6 3ch
	■PIN FUNCTION	Changed the Description of PPG_B
9	DESCRIPTION	Programmable Pulse Generator n output (8bit)
		→ Programmable Pulse Generator n output (16bit/8bit)
	■I/O CIRCUIT TYPE	Changed the figure of type B
	= 1/O CIRCUIT TITE	Changed the Remarks of type B
		(CMOS hysteresis input with input shutdown function,
14		$I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$, Programmable pull-up resister)
14		\rightarrow
		(CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive
		input with input shutdown function and programmable pull-up
15	-	resistor)
13	■MEMORY MAP	Changed the figure of type G Changed the START addresses of Boot-ROM
	-WEWORY WAP	0F:E000 _H
19		of .Looo _H →
		0F:C000 _H
	■USER ROM MEMORY MAP	Changed the annotation
21	FOR FLASH DEVICES	Others (from DF:0200 _H to DF:1FFF _H) are all mirror area of
		SAS-512B.
		Others (from DE:0200) to DE:1EEE) is mirror area of
		Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B.
23	■INTERRUPT VECTOR	Changed the Description of CALLV0 to CALLV7
	TABLE	Reserved
		\rightarrow
		CALLV instruction
		Changed the Description of RESET
		Reserved
		→ -
		Reset vector

Page	Section	Change Results
	■INTERRUPT VECTOR TABLE	Changed the Description of INT9 Reserved
	T. IDEE	\rightarrow
23		INT9 instruction
		Changed the Description of EXCEPTION
		Reserved →
		Undefined instruction execution
		Changed the Vector name of Vector number 64
		PPGRLT
		→ DITC
24		RLT6 Changed the Description of Vector number 64
		Reload Timer 6 can be used as PPG clock source
		→
		Reload Timer 6
	■HANDLING DEVICES	Added the description to "3. External clock usage"
		(3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power
		supply to A/D converter and analog inputs"
		It is also required to turn the digital power off after turning the
		A/D converter supply and analog inputs off. In this case,
20		the voltage must not exceed AVRH or AV _{CC} (turning the analog
28		and digital power supplies simultaneously on or off is
		acceptable). →
		It is also required to turn the digital power off after turning the
		A/D converter supply and analog inputs off. In this case,
		AVRH must not exceed AV _{CC} . Input voltage for ports shared
		with analog input ports also must not exceed AV_{CC} (turning the
		analog and digital power supplies simultaneously on or off is acceptable).
29		Added the description "13. Mode Pin (MD)"
	■ELECTRICAL	Changed the Symbol of ""L" level average overall output
	CHARACTERISTICS	current"
	1. Absolute Maximum Ratings	$\Sigma I_{OLSMCAV}$
30		→ ->
		ΣI _{OLAVSMC}
		Changed the Symbol of ""H" level average overall output
		current" $\Sigma I_{OHSMCAV}$
		→ Z1OHSMCAV
		$\Sigma I_{OHAVSMC}$
		Changed the annotation *3
31		Input/Output voltages of standard ports depend on $V_{\rm CC}$.
		Imput/Output voltages of high gument nexts depend on DV
		Input/Output voltages of high current ports depend on DV_{CC} . Input/Output voltages of standard ports depend on V_{CC} .
		input output voitages of standard ports depend on vec.


66


Page	Section	Change Results
. 490	■ELECTRICAL	Changed the annotation *4
	CHARACTERISTICS	Note that if the +B input is applied during power-on, the power
	1. Absolute Maximum Ratings	supply is provided from the pins and the resulting supply
	1. Absolute Waximum Ratings	voltage may not be sufficient to operate the Power reset
		(except devices with persistent low voltage reset in internal
		vector mode).
		\rightarrow
21		Note that if the +B input is applied during power-on, the power
31		supply is provided from the pins and the resulting supply
		voltage may not be sufficient to operate the Power reset.
		Added the annotation *4
		The DEBUG I/F pin has only a protective diode against V _{SS} .
		Hence it is only permitted to input a negative clamping current
		(4mA). For protection against positive input voltages, use an
		external clamping diode which limits the input voltage to
	2.5	maximum 6.0V.
	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V
	Collations	Typ: -
		Max: 5.5V
		Remarks: Maintains RAM data in stop mode
33		Changed the Value of "Smoothing capacitor at C pin"
		Typ: $1.0\mu\text{F} \rightarrow 1.0\mu\text{F}$ to $3.9\mu\text{F}$
		Max: $1.5\mu\text{F} \rightarrow 4.7\mu\text{F}$
		Changed the Remarks of "Smoothing capacitor at C pin"
		Deleted "(Target value)"
		Added "3.9μF (Allowance within ± 20%)"
	3. DC Characteristics	Deleted "(Target value)" from Remarks
	(1) Current Rating	Added the Symbol to "Power supply current in Run modes"
		I_{CCRCH} , I_{CCRCL}
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power
		supply current in Run modes"
34		"Flash 0 wait" is added
34		Changed the Value of "Power supply current in Run modes"
		I_{CCPLL} Max: $45mA \rightarrow 34mA$
		I _{CCMAIN}
		Max: $9mA \rightarrow 7.5mA$
		I _{CCSUB}
		Max: $6mA \rightarrow 3mA$
35		Added the Symbol to "Power supply current in Sleep modes"
		I _{CCSRCH} , I _{CCSRCL}
		Changed the Conditions of I _{CCSMAIN} in "Power supply current
		in Sleep modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Sleep modes"
		I _{CCSPLL}
		$Max: 15mA \rightarrow 13mA$
		I_{CCSMAIN} Typ: $1 \text{mA} \rightarrow 0.9 \text{mA}$
		Max: $7mA \rightarrow 4mA$
		Iccssub
		Typ: $0.08\text{mA} \rightarrow 0.04\text{mA}$
		$Max: 4mA \rightarrow 2.5mA$

Page	Section	Change Results
. ~90	3. DC Characteristics	Added the Symbol to "Power supply current in Timer modes"
	(1) Current Rating	I _{CCTPLL}
36	, , , , , , , , , , , , , , , , , , ,	Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} , I _{CCTRCL} in "Power
		supply current in Timer modes"
		"SMCR:LPMSS=0" is added
		Added the Symbol
		I _{CCFLASHPD}
		Changed the Value and condition of "Power supply current for
		active Low Voltage detector"
		I _{CCLVD}
		Typ: 5mA, Max: 15mA, Remarks: nothing
37		→
37		Typ: 5mA, Max: -, Remarks: $T_A = +25^{\circ}C$
		Typ: -, Max: 12.5mA, Remarks: T _A = +105°C Changed the condition of "Flash Write/Erase current"
		I _{CCFLASH}
		Typ: 12.5mA, Max: 20mA, Remarks: nothing
		\rightarrow
		Typ: 12.5mA, Max: -, Remarks: $T_A = +25^{\circ}C$
		Typ: -, Max: 20mA, Remarks: $T_A = +105^{\circ}C$
39	3. DC Characteristics	Added the Symbol for DEBUG I/F pin
	(2) Pin Characteristics	$V_{ m OLD}$
		Changed the Pin name of "Input capacitance"
		Other than Vcc,
		Vsc, Vss,
		AVcc,
		AVss,
		AVRH,
		P08_m
		\rightarrow
		Other than
		C, Vcc,
40		Vss,
10		DVcc
		DVss,
		AVcc,
		AVSS,
		AVRH,
		P08_m
		Deleted the annotation " I_{OH} and I_{OL} are target value."
		Added the annotation
		"In the case of driving stepping motor directly or high current
		outputs, set "1" to the bit in the Port High Drive Register
		(PHDRnn:HDx="1")."
4.1	4. AC Characteristics	
41	(1) Main Clock Input	Added the figure (t _{CYLH}) when using the external clock
	Characteristics (2) Sub Clock Input	Added the figure (t) when weins the secretal socillator at all
42	Characteristics	Added the figure (t _{CYLL}) when using the crystal oscillator clock
		Added the figure (t _{CYLL}) when using the external clock
43	(3) Built-in RC Oscillation Characteristics	Added "RC clock stabilization time"
	CHALACIEHSHUS	

Page	Section	Change Results
1 agc	4. AC Characteristics	Changed the Value of "PLL input clock frequency"
	(5) Operating Conditions of PLL	Max: 16MHz → 8MHz
	(5) Sperating Conditions of FEE	Changed the Symbol of "PLL macro oscillation clock
		frequency"
44		$f_{PLLO} \rightarrow f_{CLKVCO}$
		Added Remarks to "PLL macro oscillation clock frequency"
		Added "PLL phase jitter" and the figure
	(6) Reset Input	Added the figure for reset input time (t _{RSTL})
	(8) USART Timing	Changed the condition
	(8) USAKI Tillillig	Changed the condition $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V,$
		$T_{A} = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V,$
46		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}, C_L = 50\text{pF}$
		Changed the HARDWARE MANUAL
		"MB96670 series HARDWARE MANUAL"
		\rightarrow
		"MB96600 series HARDWARE MANUAL"
47		Changed the figure for "Internal shift clock mode"
	5. A/D Converter	Added "Analog impedance"
50	(1) Electrical Characteristics for	Added "Variation between channels"
	the A/D Converter	Added the annotation
	5. A/D Converter	Changed the Description and the figure
	(3) Definition of A/D Converter	"Linearity" "Nonlinearity"
	Terms	"Differential linearity error"
		→ "Differential nonlinearity error"
		Changed the Description
		Linearity error:
		Deviation of the line between the zero-transition point
		(0b00000000000000000000000000001) and the full-scale
50		transition point (0b1111111110 $\leftarrow \rightarrow$ 0b111111111) from the
52		actual conversion characteristics.
		\rightarrow
		Nonlinearity error:
		Deviation of the actual conversion characteristics from a
		straight line that connects the zero transition point
		$(0b00000000000 \longleftrightarrow 0b000000001)$ to the full-scale
		transition point (0b1111111110 \longleftrightarrow 0b111111111).
		Added the Description "Zero transition voltage"
		"Full scale transition voltage"
54	6. High Current Output Slew	Changed the Symbol and figure
	Rate	t_{R2} , t_{F2} , V_{OL2}
		$\xrightarrow{RE^{-1}(2)^{-1}GLZ}$
		$t_{R30}, t_{F30}, V_{OL30}$
55	7. Low Voltage Detection	Added the Value of "Power supply voltage change rate"
	Characteristics	Max: +0.004 V/μs
		Added "Hysteresis width" (V _{HYS})
		Added "Stabilization time" (T _{LVDSTAB})
		Added "Detection delay time" (t _d)
		Deleted the Remarks
	-	Added the annotation *1/*2
56		Added the figure for "Hysteresis width"
		Added the figure for "Stabilization time"

Page	Section	Change Results
	8. Flash Memory Write/Erase	Changed the Value of "Sector erase time"
57	Characteristics	Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		\rightarrow
		"Word (16-bit) write time"
		Changed the Value of "Chip erase time"
		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		\rightarrow
		Includes write time prior to internal erase
		Deleted the Remarks of "Word (16bit) write time"
		Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and
		data hold time"
58 to 60	■EXAMPLE CHARACTERISTICS	Added section





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sq.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department