## Memory FRAM

## 1 M Bit ( $128 \mathrm{~K} \times 8$ )

## MB85R1001A

## DESCRIPTIONS

The MB85R1001A is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words $\times 8$ bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.
The MB85R1001A is able to retain data without using a back-up battery, as is needed for SRAM.
The memory cells used in the MB85R1001A can be used for $10^{10} \mathrm{read} /$ write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.
The MB85R1001A uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.

## ■ FEATURES

- Bit configuration
- Read/write endurance
- Data retention
- Operating power supply voltage
- Low power operation
$: 131,072$ words $\times 8$ bits
: $10^{10}$ times / byte
$: 10$ years $\left(+55^{\circ} \mathrm{C}\right), 55$ years $\left(+35^{\circ} \mathrm{C}\right)$
: 3.0 V to 3.6 V
: Operating power supply current 10 mA (Typ)
Standby current $10 \mu \mathrm{~A}$ (Typ)
- Operation ambient temperature range : $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package
: 48-pin plastic TSOP (FPT-48P-M48)
RoHS compliant


## MB85R1001A

PIN ASSIGNMENTS

## (TOP VIEW)


(FPT-48P-M48)

- PIN DESCRIPTIONS

| Pin Number | Pin Name | Functional Description |
| :---: | :---: | :--- |
| $1,2,4,5,8,18$ to $26,28,29,45$ | A0 to A16 | Address Input pins |
| 33 to 35,38 to 42 | I/O1 to I/O8 | Data Input/Output pins |
| 44 | $\overline{\mathrm{CE}} 1$ | Chip Enable 1 Input pin |
| 7 | CE2 | Chip Enable 2 Input pin |
| 6 | $\overline{\text { WE }}$ | Write Enable Input pin |
| 48 | $\overline{\mathrm{OE}}$ | Output Enable Input pin |
| $10,16,37$ | VDD | Supply Voltage pins <br> Connect all three pins to the power supply. |
| $13,27,46$ | VSS | Ground pins <br> Connect all three pins to ground. |
| $3,9,11,12,14,15,17,30$ to | NC | No Connect pins <br> Leave these pins open, or connect to VDD or <br> VSS. |

## BLOCK DIAGRAM



## FUNCTIONAL TRUTH TABLE

| Operation Mode | CE1 | CE2 | WE | OE | I/01 to I/O8 | Supply Current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby Precharge | H | X | X | X | Hi-Z | Standby (Isb) |
|  | X | L | X | X |  |  |
|  | X | X | H | H |  |  |
| Read | z | H |  |  | Data Output | Operation (lod) |
|  | L | $\checkmark$ |  |  |  |  |
| Read (Pseudo-SRAM, $\overline{\text { OE }}$ control*1) | L | H | H | そ |  |  |
| Write | z | H | L | H | Data Input |  |
|  | L | $\checkmark$ |  |  |  |  |
| Write (Pseudo-SRAM, $\overline{\text { WE }}$ control ${ }^{* 2}$ ) | L | H | を | H |  |  |

Note: $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{X}$ can be either $\mathrm{H}, \mathrm{L}, \mp$ or $\sqrt{\text {, }} \mathrm{Hi}-\mathrm{Z}=$ High Impedance
$₹$ : Latch address and latch data at falling edge, $\sqrt[\nwarrow]{ }$ : Latch address and latch data at rising edge
*1: $\overline{\mathrm{OE}}$ control of the Pseudo-SRAM means the valid address at the falling edge of $\overline{\mathrm{OE}}$ to read.
*2 : $\overline{\mathrm{WE}}$ control of the Pseudo-SRAM means the valid address and data at the falling edge of $\overline{\mathrm{WE}}$ to write.

## MB85R1001A

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Power Supply Voltage* $^{*}$ | $\mathrm{~V}_{\mathrm{DD}}$ | -0.5 | +4.0 | V |
| Input Pin Voltage* $^{*}$ | $\mathrm{~V}_{\mathrm{IN}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5(\leq 4.0)$ | V |
| Output Pin Voltage* | $\mathrm{V}_{\text {out }}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5(\leq 4.0)$ | V |
| Operation ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

* : All voltages are referenced to VSS $=0 \mathrm{~V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Power Supply Voltage* $^{*}$ | $\mathrm{~V}_{\mathrm{DD}}$ | 3.0 | 3.3 | 3.6 | V |
| High Level Input Voltage* $^{*}$ | $\mathrm{~V}_{\mathrm{IH}}$ | $\mathrm{V} \mathrm{DD} \times 0.8$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5(\leq 4.0)$ | V |
| Low Level Input Voltage $^{*}$ | $\mathrm{~V}_{\mathrm{IL}}$ | -0.5 | - | +0.6 | V |
| Operation ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

* : All voltages are referenced to VSS $=0 \mathrm{~V}$.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges.
Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## MB85R1001A

## ■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics
(within recommended operating conditions)

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Input Leakage Current | \||니| | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {do }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current | \|LLo| | $\begin{aligned} & \left\lvert\, \begin{array}{l} \text { Vout } \\ \overline{\mathrm{CE}} 1=\mathrm{V}_{\mathrm{IH}} \text { to } \text { or } \overline{\mathrm{OE}}{ }_{\mathrm{OD}}=\mathrm{V}_{\mathrm{IH}} \end{array}\right. \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Operating Power Supply Current* ${ }^{\star}$ | IDD | $\begin{aligned} & \overline{\mathrm{CE}} 1=0.2 \mathrm{~V}, \mathrm{CE} 2=\mathrm{V} \mathrm{VD}-0.2 \mathrm{~V}, \\ & \text { lout }=0 \mathrm{~mA} \end{aligned}$ | - | 10 | 15 | mA |
| Standby Current*2 | Isb | $\overline{\mathrm{CE}} 1 \geq \mathrm{VDD}-0.2 \mathrm{~V}$ | - | 10 | 50 | $\mu \mathrm{A}$ |
|  |  | CE2 $\leq 0.2 \mathrm{~V}$ |  |  |  |  |
|  |  | $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}, \overline{\mathrm{WE}} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ |  |  |  |  |
| High Level Output Voltage | Vor | I он $=-1.0 \mathrm{~mA}$ | $\begin{gathered} \mathrm{VDD} \times \\ 0.8 \end{gathered}$ | - | - | V |
| Low Level Output Voltage | Vol | $\mathrm{loL}=2.0 \mathrm{~mA}$ | - | - | 0.4 | V |

*1 : During the measurement of $\mathrm{I}_{\mathrm{D}}$, the Address and Data In were taken to only change once per active cycle. lout: output current
*2 : All pins other than setting pins shall be input at the CMOS level voltages such as $\mathrm{H} \geq \mathrm{V}$ DD $-0.2 \mathrm{~V}, \mathrm{~L} \leq 0.2 \mathrm{~V}$.

## MB85R1001A

## 2. AC Characteristics

- AC Test Conditions

Power Supply Voltage : 3.0 V to 3.6 V
Operation Ambient Temperature : $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$
Input Voltage Amplitude $: 0.3 \mathrm{~V}$ to 2.7 V
Input Rising Time : 5 ns
Input Falling Time : 5 ns
Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Load Capacitance : 50 pF
(1) Read Cycle

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle Time | trc | 150 | - | ns |
| $\overline{\text { CE1 Active Time }}$ | tca1 | 120 | - | ns |
| CE2 Active Time | tca2 | 120 | - | ns |
| $\overline{\text { OE Active Time }}$ | trp | 120 | - | ns |
| Precharge Time | tpc | 20 | - | ns |
| Address Setup Time | tas | 0 | - | ns |
| Address Hold Time | tah | 50 | - | ns |
| $\overline{\text { OE Setup Time }}$ | tes | 0 | - | ns |
| Output Hold Time | toн | 0 | - | ns |
| Output Set Time | tız | 30 | - | ns |
| $\overline{\mathrm{CE}} 1$ Access Time | tce1 | - | 100 | ns |
| CE2 Access Time | tce2 | - | 100 | ns |
| $\overline{\text { OE Access Time }}$ | toe | - | 100 | ns |
| Output Floating Time | tohz | - | 20 | ns |

(2) Write Cycle

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Write Cycle Time | twc | 150 | - | ns |
| CE1 Active Time | tca1 | 120 | - | ns |
| CE2 Active Time | tca2 | 120 | - | ns |
| Precharge Time | tpc | 20 | - | ns |
| Address Setup Time | $\mathrm{tas}^{\text {S }}$ | 0 | - | ns |
| Address Hold Time | tah | 50 | - | ns |
| Write Pulse Width | twp | 120 | - | ns |
| Data Setup Time | tos | 0 | - | ns |
| Data Hold Time | tor | 50 | - | ns |
| Write Setup Time | tws | 0 | - | ns |

## 3. Pin Capacitance

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathbb{I}}=\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$, | - | - | 10 | pF |
| Output Capacitance | Cout | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | - | 10 | pF |

## MB85R1001A

## ■ TIMING DIAGRAMS

1. Read Cycle Timing ( $\overline{\mathrm{CE}} 1$ Control)

2. Read Cycle Timing (CE2 Control)


## 3. Read Cycle Timing ( $\overline{\mathrm{OE}}$ Control)


:H or L
4. Write Cycle Timing ( $\overline{\mathrm{CE}} 1$ Control)


## MB85R1001A

## 5. Write Cycle Timing (CE2 Control)


6. Write Cycle Timing (WE Control)


## POWER ON/OFF SEQUENCE



| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\overline{\mathrm{CE}} 1$ level hold time for Power OFF | tpd | 85 | - | - | ns |
| $\overline{\mathrm{CE}} 1$ level hold time for Power ON | tpu | 85 | - | - | ns |
| Power supply rising time | tr | 0.05 | - | 200 | ms |

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.
In case the power is turned on or off, use the power supply reset IC and fix the CE2 to low level, to prevent unexpected writing. Use either of $\overline{C E} 1$ or CE2, or both to disable control of the device.

## FRAM CHARACTERISTICS

| Item | Min | Max | Unit | Parameter |
| :---: | :---: | :---: | :---: | :--- |
| Read/Write Endurance ${ }^{* 1}$ | $10^{10}$ | - | Times/byte | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |
| Data Retention*2 | 10 | - | Years | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+55^{\circ} \mathrm{C}$ |
|  | 55 | - |  | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+35^{\circ} \mathrm{C}$ |

*1: Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.
*2 : Minimun values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

## ■ NOTES ON USE

Data written before performing IR reflow is not guaranteed after IR reflow.

## MB85R1001A

## ESD AND LATCH-UP

| Test | DUT | Value |
| :---: | :---: | :---: |
| ESD HBM (Human Body Model) JESD22-A114 compliant | MB85R1001ANC-GE1 | $\geq\|2000 \mathrm{~V}\|$ |
| ESD MM (Machine Model) JESD22-A115 compliant |  | $\geq\|200 \mathrm{~V}\|$ |
| ESD CDM (Charged Device Model) JESD22-C101 compliant |  | $\geq\|1000 \mathrm{~V}\|$ |
| Latch-Up (I-test) JESD78 compliant |  | - |
| Latch-Up (Vsupply overvoltage test) JESD78 compliant |  | - |
| Latch-Up (Current Method) Proprietary method |  | $\geq\|300 \mathrm{~mA}\|$ |
| Latch-Up (C-V Method) Proprietary method |  | - |

- Current method of Latch-Up Resistance Test


Note : The voltage VIN is increased gradually and the current lin of 300 mA at maximum shall flow.
Confirm the latch up does not occur under $\operatorname{lin}= \pm 300 \mathrm{~mA}$.
In case the specific requirement is specified for I/O and lin cannot be 300 mA , the voltage shall be increased to the level that meets the specific requirement.

- C-V method of Latch-Up Resistance Test


Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.
Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

REFLOW CONDITIONS AND FLOOR LIFE

| Item | Condition |  |
| :---: | :---: | :---: |
| Method | IR (infrared reflow), Convection |  |
| Times | Before unpacking | Please use within 2 years after production. |
| Floor life | From unpacking to 2nd reflow | Within 8 days |
|  | In case over period of floor life | Baking with $125^{\circ} \mathrm{C}+/-3^{\circ} \mathrm{C}$ for <br> $24 h r s+2 h r s /-0 h r s ~ i s ~ r e q u i r e d . ~$ <br> Then please use within 8 days. <br> (Please remember baking is up to 2 times) |
| Floor life condition | Between $5{ }^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$ and also below $70 \%$ RH required. <br> (It is preferred lower humidity in the required temp range.) |  |

## Reflow Profile


(a) Average ramp-up rate
: $1^{\circ} \mathrm{C} / \mathrm{s}$ to $4^{\circ} \mathrm{C} / \mathrm{s}$
(b) Preheat \& Soak
: $170^{\circ} \mathrm{C}$ to $190^{\circ} \mathrm{C}, 60 \mathrm{~s}$ to 180 s
(c) Average ramp-up rate
(d) Peak temperature
(d') Liquidous temperature
(e) Cooling
: $1^{\circ} \mathrm{C} / \mathrm{s}$ to $4^{\circ} \mathrm{C} / \mathrm{s}$
: Temperature $260^{\circ} \mathrm{C}$ Max; $255^{\circ} \mathrm{C}$ within 10 s
: Up to $230^{\circ} \mathrm{C}$ within 40 s or Up to $225^{\circ} \mathrm{C}$ within 60 s or Up to $220^{\circ} \mathrm{C}$ within 80 s
: Natural cooling or forced cooling

Note : Temperature on the top of the package body is measured.

## MB85R1001A

## ■ RESTRICTED SUBSTANCES

This product complies with the regulations below（Based on current knowledge as of November 2011）．
－EU RoHS Directive（2002／95／EC）
－China RoHS（Administration on the Control of Pollution Caused by Electronic Information Products
（电子信息产品污染控制管理办法）
－Vietnam RoHS（30／2011／TT－BCT）
Restricted substances in each regulation are as follows．

| Substances | Threshold | Contain status＊$^{* \mid}$ |
| :--- | :---: | :---: |
| Lead and its compounds | $1,000 \mathrm{ppm}$ | $\bigcirc$ |
| Mercury and its compounds | $1,000 \mathrm{ppm}$ | $\bigcirc$ |
| Cadmium and its compounds | 100 ppm | $\bigcirc$ |
| Hexavalent chromium compound | $1,000 \mathrm{ppm}$ | $\bigcirc$ |
| Polybrominated biphenyls（PBB） | $1,000 \mathrm{ppm}$ | $\bigcirc$ |
| Polybrominated diphenyl ethers（PBDE） | $1,000 \mathrm{ppm}$ | O |

＊：The mark of＂$O$＂shows below a threshold value．

## MB85R1001A

## ORDERING INFORMATION

| Part Number | Package | Shipping form | Minimum shipping <br> quantity |
| :---: | :---: | :---: | :---: |
| MB85R1001ANC-GE1 | 48-pin plastic TSOP <br> (FPT-48P-M48) | Tray | 1 |

## PACKAGE DIMENSIONS

| 48-pin plastic TSOP | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
|  | Package width $\times$ package length | $12.00 \mathrm{~mm} \times 12.40 \mathrm{~mm}$ |
|  | Lead shape | Gullwing |
|  | Sealing method | Plastic mold |
|  | Mounting height | 1.20 mm MAX |
|  | Weight | 0.36 g |
| (FPT-48P-M48) |  |  |



Please check the latest package dimension at the following URL.
http://edevice.fujitsu.com/package/en-search/

## MB85R1001A

## MARKING


[FPT-48P-M48]

## SHIPPING FORM

## 1. Tray

### 1.1 Tray Dimensions

TSOP48, 56 (I)

| PKG code | Maximum storage capacity |  |  |
| :---: | :---: | :---: | :---: |
|  | pcs/tray | pcs/inner box | pcs/outer box |
| FPT-48P-M48 | 128 | 1280 | 5120 |


© 2002-2010 FUJITSU SEMICONDUCTOR LIMITED TSOP (1) $12 \times 14$ : JHB-TS1-1214-1-D-3
(Dimensions in mm)
Material : Conductive polyphenyleneether Heat proof temperature : $125^{\circ} \mathrm{C}$ MAX
Weight : 133 g

## MB85R1001A

1.2 IEC (JEDEC) TRAY Dry Pack Packing Specifications

*1: For a product of witch part number is suffixed with "E1", a" G (F) " marks is display to the moisture barrier bag and the inner boxes.
*2: The size of the outer box may be changed depending on the quantity of inner boxes.
*3: The space in the outer box will be filled with empty inner boxes, or cushions, etc.
*4: Please refer to an attached sheet about the indication label.
*5: The packing materials except tray may differ slightly from the color and dimensions depend on country of manufacture.

Note: The packing specifications may not be applied when the product is delivered via a distributer.

## MB85R1001A

### 1.3 Product label indicators

## Label I: Label on Inner box/Moisture Barrier Bag/ (lt sticks it on the reel for the emboss taping) <br> [C-3 Label ( $50 \mathrm{~mm} \times 100 \mathrm{~mm}$ ) Supplemental Label ( $20 \mathrm{~mm} \times 100 \mathrm{~mm}$ )]

|  |  | C-3 Label $\qquad$ Perforated line Supplemental Label |
| :---: | :---: | :---: |

Label II-A: Label on Outer box [D Label] (100mm x 100mm)


Label II-B: Outer boxes product indicate


Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## MB85R1001A

### 1.4 Dimensions for Containers

(1) Dimensions for inner box


| L | W | H |
| :---: | :---: | :---: |
| 165 | 360 | 75 |

(Dimensions in mm)
(2) Dimensions for outer box


| L | W | H |
| :---: | :---: | :---: |
| 355 | 385 | 195 |

(Dimensions in mm)

## MB85R1001A

## MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

| Page | Section | Change Results |
| :---: | :--- | :--- |
| 1 | $\square$ FEATURES | Revised the Data retention <br> 10 years $\left(+55^{\circ} \mathrm{C}\right)$ <br> $\rightarrow 10$ years $\left(+55^{\circ} \mathrm{C}\right), 55$ years $\left(+35^{\circ} \mathrm{C}\right)$ |
| 4 | $\square$ ABSOLUTE MAXIMUM RANGES | Revised the Storage Temperature <br> $-40^{\circ} \mathrm{C} \rightarrow-55^{\circ} \mathrm{C}$ |
| 11 | $\square$ POWER ON/OFF SEQUENCE | Deleted the following description: <br> "Because turning the power-on from an intermediate lev- <br> el cause malfunction, when the power is turned on, Vod is <br> required to be started from OV (see the figure below). " <br> Moved the following description under the table: |
|  |  |  |
|  |  |  |
| memory data can not be guaranteed. In case the power |  |  |
| is turned on or off, use the power supply reset IC and fix |  |  |
| the CE2 to low level, to prevent unexpected writing. Use |  |  |
| either of $\overline{\text { CE1 or CE2, or both to disable control of the de- }}$ |  |  |
| vice." |  |  |

## FUJITSU SEMICONDUCTOR LIMITED <br> Nomura Fudosan Shin-yokohama BIdg. 10-23, Shin-yokohama 2-Chome,

Kohoku-ku Yokohama Kanagawa 222-0033, Japan
Tel: +81-45-415-5858
http://jp.fujitsu.com/fsl/en/
For further information please contact:

North and South America
FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

## Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
http://emea.fujitsu.com/semiconductor/

## Korea

FUJITSU SEMICONDUCTOR KOREA LTD.
902 Kosmo Tower Building, 1002 Daechi-Dong,
Gangnam-Gu, Seoul 135-280, Republic of Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
http://kr.fujitsu.com/fsk/

Asia Pacific<br>FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, \#05-08 New Tech Park 556741 Singapore<br>Tel : +65-6281-0770 Fax : +65-6281-0220<br>http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China<br>Tel : +86-21-6146-3688 Fax : +86-21-6146-3660<br>http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.<br>2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong<br>Tel : +852-2736-3232 Fax : +852-2314-4207<br>http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

## All Rights Reserved.

The contents of this document are subject to change without notice.
Customers are advised to consult with sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.
FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.
Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
The company names and brand names herein are the trademarks or registered trademarks of their respective owners.
Edited: Sales Promotion Department

