

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16LX MB90540G/545G Series

**MB90F543G(S)/F546G(S)/F548G(S)/F549G(S)/549G(S)/V540G  
MB90543G(S)/547G(S)/548G(S)/F548GL(S)**

### ■ DESCRIPTION

The MB90540G/545G series with FULL-CAN and Flash ROM is specially designed for automotive and industrial applications. Its main features are on-board CAN Interfaces (MB90540G series: 2 channels, MB90545G series: 1 channel) , which conform to CAN V2.0A and V2.0B specifications, supporting very flexible message buffer scheme and so offering more functions than a normal full CAN approach. The instruction set by F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC\* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The micro controller has a 32-bit accumulator for processing long word data. The MB90540G/545G series has peripheral resources of 8/10-bit A/D converters, UART (SCI) , extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture (ICU) , output compare (OCU) ) .

\* : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

- Clock  
Embedded PLL clock multiplication circuit  
Operating clock (PLL clock) can be selected from : divided-by-2 of oscillation or one to four times the oscillation  
Minimum instruction execution time : 62.5 ns (operation at oscillation of 4 MHz, PLL four times multiplied : machine clock 16 MHz and at operating V<sub>CC</sub> = 5.0 V)
- Subsystem Clock : 32 kHz
- Instruction set to optimize controller applications  
Rich data types (bit, byte, word, long word)  
Rich addressing mode (23 types)  
Enhanced signed multiplication/division instruction and RETI instruction functions  
Enhanced precision calculation realized by the 32-bit accumulator

(Continued)

For the information for microcontroller supports, see the following web site.

<http://edevice.fujitsu.com/micom/en-support/>

# MB90540G/545G Series

- Instruction set designed for high level language (C language) and multi-task operations
  - Adoption of system stack pointer
  - Enhanced pointer indirect instructions
  - Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed : 4-byte Instruction queue
- Enhanced interrupt function : 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
  - Extended intelligent I/O service function (EI<sup>2</sup>OS)
- Embedded ROM size and types
  - MASK ROM : 256 Kbytes / 64 Kbytes / 128 Kbytes
  - Flash ROM : 128 Kbytes/256 Kbytes
  - Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes (evaluation chip)
- Flash ROM
  - Supports automatic programming, Embedded Algorithm
  - Write/Erase/Erase-Suspend/Resume commands
  - A flag indicating completion of the algorithm
  - Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
  - Erase can be performed on each block
  - Block protection with external programming voltage
- Low-power consumption (stand-by) mode
  - Sleep mode (mode in which CPU operating clock is stopped)
  - Stop mode (mode in which oscillation is stopped)
  - CPU intermittent operation mode
  - Watch mode
  - Hardware stand-by mode
- Process
  - 0.5  $\mu$ m CMOS technology
- I/O port
  - General-purpose I/O ports : 81 ports
- Timer
  - Watchdog timer : 1 channel
  - 8/16-bit PPG timer : 8/16-bit  $\times$  4 channels
  - 16-bit reload timer : 2 channels
- 16-bit I/O timer
  - 16-bit free-run timer : 1 channel
  - Input capture : 8 channels
  - Output compare : 4 channels
- Extended I/O serial interface : 1 channel
- UART0
  - With full-duplex double buffer (8-bit length)
  - Clock asynchronous or clock synchronized (with start/stop bit) transmission can be selectively used.

*(Continued)*

*(Continued)*

- UART 1 (SCI)  
With full-duplex double buffer (8-bit length)  
Clock asynchronous or clock synchronized serial (extended I/O serial) can be used.
- External interrupt circuit (8 channels)  
A module for starting an extended intelligent I/O service (EI<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module  
Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)  
8/10-bit resolution can be selectively used.  
Starting by an external trigger input.  
Conversion time : 26.3  $\mu$ s
- FULL-CAN interfaces  
MB90540G series : 2 channels  
MB90545G series : 1 channel  
Conforming to Version 2.0 Part A and Part B  
Flexible message buffering (mailbox and FIFO buffering can be mixed)
- External bus interface : Maximum address space 16 Mbytes
- Package: QFP-100, LQFP-100

# MB90540G/545G Series

## ■ PRODUCT LINEUP

| Features                                   | MB90F543G (S) /F548G (S)<br>MB90F549G (S) /F546G (S)<br>MB90F548GL(S)   | MB90543G (S)<br>MB90547G (S)<br>MB90548G (S)<br>MB90549G (S)   | MB90V540G           |
|--|---|--|---------------------|
| CPU  | F <sup>2</sup> MC-16LX CPU  |  |                     |
| System clock                               | On-chip PLL clock multiplier (×1, ×2, ×3, ×4, 1/2 when PLL stop)<br>Minimum instruction execution time : 62.5 ns (machine clock 16MHz, 4MHz osc. four times multiplied by PLL)  |  |                     |
| ROM  | Flash memory<br>MB90F543G(S)/F548G(S) /<br>F548GL(S) : 128 Kbytes<br>MB90F549G(S)/F546G(S) :<br>256 Kbytes  | MASK ROM :<br>MB90547G(S): 64 Kbytes<br>MB90543G(S)/548G(S):<br>128 Kbytes<br>MB90549G(S): 256 Kbytes    | External            |
| RAM  | MB90F548G(S)/F548GL(S):<br>4 Kbytes<br>MB90F543G (S) /F549G(S) :<br>6 Kbytes<br>MB90F546G(S) : 8 Kbytes   | MB90547G(S): 2 Kbytes<br>MB90548G(S): 4 Kbytes<br>MB90543G(S)/549G(S):<br>6 Kbytes                       | 8 Kbytes            |
| Clocks                                     | MB90F543G/F548G/F549G/<br>F546G/F548GL :<br>Two clocks system<br>MB90F543GS/F548GS/<br>F549GS/F546GS/F548GLS :<br>One clock system  | MB90543G/547G/548G/<br>549G : Two clocks system<br>MB90543GS/547GS/<br>548GS/549GS :<br>One clock system | Two clocks system*1 |
| Operating voltage range                    | *3  |  |                     |
| Temperature range                          | -40 °C to 105 °C  |  |                     |
| Package                                    | QFP100, LQFP100   |  | PGA-256             |
| Emulator-specify power supply <sup>2</sup> | —   |  | None                |
| UART0                                      | Full duplex double buffer<br>Support asynchronous/synchronous (with start/stop bit) transfer<br>Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous)<br>500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz                                       |  |                     |
| UART1 (SCI)                                | Full duplex double buffer<br>Asynchronous (start-stop synchronized) and CLK-synchronous communication<br>Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous)<br>62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz              |  |                     |
| Serial I/O                                 | Transfer can be started from MSB or LSB<br>Supports internal clock synchronized transfer and external clock synchronized transfer<br>Supports positive-edge and negative-edge clock synchronization<br>Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz |  |                     |
| A/D Converter                              | 10-bit or 8-bit resolution<br>8 input channels<br>Conversion time : 26.3 μs (per one channel)   |  |                     |

(Continued)

# MB90540G/545G Series

| Features   | MB90F543G (S)/F548G (S)<br>MB90F549G (S)/F546G (S)<br>MB90F548GL(S)   | MB90543G (S)<br>MB90547G (S)<br>MB90548G (S)<br>MB90549G (S) | MB90V540G |
|--|---|--|-----------|
| 16-bit Reload Timer<br>(2 channels)  | Operation clock frequency : $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = System clock frequency)<br>Supports External Event Count function<br>Signals an interrupt when overflow   |  |           |
| 16-bit Free-run Timer  | Supports Timer Clear when a match with Output Compare (Channel 0)<br>Operation clock freq. : $f_{sys}/2^2$ , $f_{sys}/2^4$ , $f_{sys}/2^6$ , $f_{sys}/2^8$ ( $f_{sys}$ = System clock freq.)  |  |           |
| 16-bit Output Compare<br>(4 channels)  | Signals an interrupt when a match with 16-bit Free-run Timer<br>Four 16-bit compare registers<br>A pair of compare registers can be used to generate an output signal   |  |           |
| 16-bit Input Capture<br>(8 channels)   | Rising edge, falling edge or rising & falling edge sensitive<br>Four 16-bit Capture registers<br>Signals an interrupt upon external event   |  |           |
| 8/16-bit<br>Programmable<br>Pulse Generator<br>(4 channels)                        | Supports 8-bit and 16-bit operation modes<br>Eight 8-bit reload counters<br>Eight 8-bit reload registers for L pulse width<br>Eight 8-bit reload registers for H pulse width<br>A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter<br>4 output pins<br>Operation clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$<br>( $f_{sys}$ = System clock frequency, $f_{osc}$ = Oscillation clock frequency) |  |           |
| CAN Interface<br>MB90540G series<br>: 2 channels<br>MB90545G series<br>: 1 channel | Conforms to CAN Specification Version 2.0 Part A and B<br>Automatic re-transmission in case of error<br>Automatic transmission responding to Remote Frame<br>Prioritized 16 message buffers for data and ID's supports multiple messages<br>Flexible configuration of acceptance filtering :<br>Full bit compare/Full bit mask/Two partial bit masks<br>Supports up to 1 Mbps   |  |           |
| 32 kHz Sub-clock   | Sub-clock for low power operation   |  |           |
| External Interrupt<br>(8 channels)   | Can be programmed edge sensitive or level sensitive   |  |           |
| External bus<br>interface  | External access using the selectable 8-bit or 16-bit bus is enabled<br>(external bus mode.)   |  |           |
| I/O Ports  | Virtually all external pins can be used as general purpose I/O<br>All push-pull outputs and schmitt trigger inputs<br>Bit-wise programmable as input/output or peripheral signal<br>Sub-clock for 32 kHz Sub clock low power operation  |  |           |
| Flash Memory   | Supports automatic programming, Embedded Algorithm<br>Write/Erase/Erase-Suspend/Erase-Resume commands<br>A flag indicating completion of the algorithm<br>Number of erase cycles : 10,000 times<br>Data retention time : 10 years<br>Boot block configuration<br>Erase can be performed on each block<br>Block protection by externally programmed voltage  |  |           |

(Continued)

# MB90540G/545G Series

(Continued)


\*1 : If the one clock system is used, equip X0A and X1A with clocks from the tool side.

\*2 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*3 : OPERATING VOLTAGE RANGE


| Products   | Operation guarantee range |
|--|---------------------------|
| MB90F543G(S)/F546G(S)/F548G(S)/<br>MB90549G(S)/F549G(S)/V540/V540G | 4.5 V to 5.5 V            |
| MB90F548GL(S)/543G(S)/547G(S)/548G(S)                              | 3.5 V to 5.5 V            |

## ■ PIN ASSIGNMENT



# MB90540G/545G Series

(TOP VIEW)



(FPT-100P-M20)

## ■ PIN DESCRIPTION

| Pin No.            |                   | Pin name                | Circuit type       | Function   |
|--------------------|-------------------|-------------------------|--------------------|--|
| LQFP <sup>*2</sup> | QFP <sup>*1</sup> |                         |                    |  |
| 80<br>81           | 82<br>83          | X0<br>X1                | A<br>(Oscillation) | High speed crystal oscillator input pins   |
| 78                 | 80                | X0A                     | A<br>(Oscillation) | Low speed crystal oscillator input pins. For the one clock system parts, perform external pull-down processing.  |
| 77                 | 79                | X1A                     |                    | Low speed crystal oscillator input pins. For the one clock system parts, leave it open.  |
| 75                 | 77                | $\overline{\text{RST}}$ | B                  | External reset request input pin   |
| 50                 | 52                | $\overline{\text{HST}}$ | C                  | Hardware standby input pin   |
| 83 to 90           | 85 to 92          | P00 to P07              | I                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.   |
|                    |                   | AD00 to AD07            |                    | I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.   |
| 91 to 98           | 93 to 100         | P10 to P17              | I                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.   |
|                    |                   | AD08 to AD15            |                    | I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.  |
| 99 to 6            | 1 to 8            | P20 to P27              | I                  | General I/O port with programmable pullup. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "1".   |
|                    |                   | A16 to A23              |                    | 8-bit I/O pins for A16 to A23 at the external address/data bus. In external bus mode, this function is valid when the corresponding bits in the external address output control register (HACR) are set to "0".  |
| 7                  | 9                 | P30                     | I                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.   |
|                    |                   | ALE                     |                    | Address latch enable output pin. This function is enabled when the external bus is enabled.  |
| 8                  | 10                | P31                     | I                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.   |
|                    |                   | $\overline{\text{RD}}$  |                    | Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.  |
| 10                 | 12                | P32                     | I                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output is disabled.   |
|                    |                   | $\overline{\text{WRL}}$ |                    | Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output are enabled. $\overline{\text{WRL}}$ is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. $\overline{\text{WR}}$ is write-strobe output pin for the 8 bits of the data bus in 8-bit access. |
|                    |                   | $\overline{\text{WR}}$  |                    |  |

(Continued)

# MB90540G/545G Series

| Pin No.            |                   | Pin name                | Circuit type | Function   |
|--------------------|-------------------|-------------------------|--------------|--|
| LQFP <sup>*2</sup> | QFP <sup>*1</sup> |                         |              |  |
| 11                 | 13                | P33                     | I            | General I/O port with programmable pullup. This function is enabled in the single-chip mode, external bus 8-bit mode or when $\overline{\text{WRH}}$ pin output is disabled.   |
|                    |                   | $\overline{\text{WRH}}$ |              | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{\text{WRH}}$ output pin is enabled. |
| 12                 | 14                | P34                     | I            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.   |
|                    |                   | HRQ                     |              | Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.  |
| 13                 | 15                | P35                     | I            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.   |
|                    |                   | $\overline{\text{HAK}}$ |              | Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.   |
| 14                 | 16                | P36                     | I            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.   |
|                    |                   | RDY                     |              | Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.   |
| 15                 | 17                | P37                     | H            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the CLK output is disabled.  |
|                    |                   | CLK                     |              | CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.   |
| 16                 | 18                | P40                     | G            | General I/O port. This function is enabled when UART0 disables the serial data output.   |
|                    |                   | SOT0                    |              | Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.  |
| 17                 | 19                | P41                     | G            | General I/O port. This function is enabled when UART0 disables serial clock output.  |
|                    |                   | SCK0                    |              | Serial clock I/O pin for UART0. This function is enabled when UART0 enables the serial clock output.   |
| 18                 | 20                | P42                     | G            | General I/O port. This function is always enabled.   |
|                    |                   | SIN0                    |              | Serial data input pin for UART0. Set the corresponding Port Direction Register to input if this function is used.  |
| 19                 | 21                | P43                     | G            | General I/O port. This function is always enabled.   |
|                    |                   | SIN1                    |              | Serial data input pin for UART1. Set the corresponding Port Direction Register to input if this function is used.  |

(Continued)

# MB90540G/545G Series

| Pin No.            |                   | Pin name     | Circuit type | Function  |
|--------------------|-------------------|--------------|--------------|---|
| LQFP <sup>*2</sup> | QFP <sup>*1</sup> |              |              |   |
| 20                 | 22                | P44          | G            | General I/O port. This function is enabled when UART1 disables the clock output.  |
|                    |                   | SCK1         |              | Serial clock pulse I/O pin for UART1. This function is enabled when UART1 enables the serial clock output.  |
| 22                 | 24                | P45          | G            | General I/O port. This function is enabled when UART1 disables the serial data output.  |
|                    |                   | SOT1         |              | Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output.   |
| 23                 | 25                | P46          | G            | General I/O port. This function is enabled when the Extended I/O serial interface disables the serial data output.  |
|                    |                   | SOT2         |              | Serial data output pin for the Extended I/O serial interface. This function is enabled when the Extended I/O serial interface enables the serial data output.       |
| 24                 | 26                | P47          | G            | General I/O port. This function is enabled when the Extended I/O serial interface disables the clock output.  |
|                    |                   | SCK2         |              | Serial clock pulse I/O pin for the Extended I/O serial interface . This function is enabled when the Extended I/O serial interface enables the Serial clock output. |
| 26                 | 28                | P50          | D            | General I/O port. This function is always enabled.  |
|                    |                   | SIN2         |              | Serial data input pin for the Extended I/O serial interface . Set the corresponding Port Direction Register to input if this function is used.                      |
| 27 to 30           | 29 to 32          | P51 to P54   | D            | General I/O port. This function is always enabled.  |
|                    |                   | INT4 to INT7 |              | External interrupt request input pins for INT4 to INT7. Set the corresponding Port Direction Register to input if this function is used.                            |
| 31                 | 33                | P55          | D            | General I/O port. This function is always enabled.  |
|                    |                   | ADTG         |              | Trigger input pin for the A/D converter. Set the corresponding Port Direction Register to input if this function is used.   |
| 36 to 39           | 38 to 41          | P60 to P63   | E            | General I/O port. This function is enabled when the analog input enable register specifies a port.  |
|                    |                   | AN0 to AN3   |              | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.                                     |
| 41 to 44           | 43 to 46          | P64 to P67   | E            | General I/O port. The function is enabled when the analog input enable register specifies a port.   |
|                    |                   | AN4 to AN7   |              | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.                                     |
| 45                 | 47                | P56          | D            | General I/O port. This function is always enabled.  |
|                    |                   | TIN0         |              | Event input pin for the 16-bit reload timers 0. Set the corresponding Port Direction Register to input if this function is used.                                    |

(Continued)

# MB90540G/545G Series

| Pin No.            |                   | Pin name     | Circuit type | Function  |
|--------------------|-------------------|--------------|--------------|---|
| LQFP <sup>*2</sup> | QFP <sup>*1</sup> |              |              |   |
| 46                 | 48                | P57          | D            | General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.   |
|                    |                   | TOT0         |              | Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.   |
| 51 to 56           | 53 to 58          | P70 to P75   | D            | General I/O ports. This function is always enabled.   |
|                    |                   | IN0 to IN5   |              | Trigger input pins for input captures ICU0 to ICU5. Set the corresponding Port Direction Register to input if this function is used.                                      |
| 57 , 58            | 59 , 60           | P76 , P77    | D            | General I/O ports. This function is enabled when the OCU disables the waveform output.  |
|                    |                   | OUT2 , OUT3  |              | Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.   |
|                    |                   | IN6 , IN7    |              | Trigger input pins for input captures ICU6 and ICU7. Set the corresponding Port Direction Register to input and disable the OCU waveform output if this function is used. |
| 59 to 62           | 61 to 64          | P80 to P83   | D            | General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.   |
|                    |                   | PPG0 to PPG3 |              | Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.  |
| 63 , 64            | 65 , 66           | P84 , P85    | D            | General I/O ports. This function is enabled when the OCU disables the waveform output.  |
|                    |                   | OUT0 , OUT1  |              | Waveform output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables the waveform output.  |
| 65                 | 67                | P86          | D            | General I/O port. This function is always enabled.  |
|                    |                   | TIN1         |              | Input pin for the 16-bit reload timers 1. Set the corresponding Port Direction Register to input if this function is used.  |
| 66                 | 68                | P87          | D            | General I/O port. This function is enabled when the 16-bit reload timers 1 disables the output.   |
|                    |                   | TOT1         |              | Output pin for the 16-bit reload timers 1. This function is enabled when the 16-bit reload timers 1 enables the output.   |
| 67 to 70           | 69 to 72          | P90 to P93   | D            | General I/O port. This function is always enabled.  |
|                    |                   | INT0 to INT3 |              | External interrupt request input pins for INT0 to INT3. Set the corresponding Port Direction Register to input if this function is used.                                  |
| 71                 | 73                | P94          | D            | General I/O port. This function is enabled when CAN0 disables the output.   |
|                    |                   | TX0          |              | TX output pin for CAN0. This function is enabled when CAN0 enables the output.  |

(Continued)

# MB90540G/545G Series

(Continued)





| Pin No.   |            | Pin name         | Circuit type | Function   |
|-----------|------------|------------------|--------------|--|
| LQFP*2    | QFP*1      |                  |              |  |
| 72        | 74         | P95              | D            | General I/O port. This function is always enabled.   |
|           |            | RX0              |              | RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.   |
| 73        | 75         | P96              | D            | General I/O port. This function is enabled when CAN1 disables the output.  |
|           |            | TX1              |              | TX output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540G series) .   |
| 74        | 76         | P97              | D            | General I/O port. This function is always enabled.   |
|           |            | RX1              |              | RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540G series) .   |
| 76        | 78         | PA0              | D            | General I/O port. This function is always enabled.   |
| 32        | 34         | AV <sub>CC</sub> | Power supply | Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>CC</sub> is applied to V <sub>CC</sub> .          |
| 35        | 37         | AV <sub>SS</sub> | Power supply | Power supply pin for the A/D Converter.  |
| 33        | 35         | AVRH             | Power supply | External reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> . |
| 34        | 36         | AVRL             | Power supply | External reference voltage input pin for the A/D Converter.  |
| 47, 48    | 49, 50     | MD0, MD1         | C            | Input pins for specifying the operating mode. The pins must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .  |
| 49        | 51         | MD2              | F            | Input pin for specifying the operating mode. The pin must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .  |
| 25        | 27         | C                | —            | Power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.  |
| 21, 82    | 23, 84     | V <sub>CC</sub>  | Power supply | Input pin for power supply (5.0 V) .   |
| 9, 40, 79 | 11, 42, 81 | V <sub>SS</sub>  | Power supply | Input pin for power supply (0.0 V) .   |

\*1 : FPT-100P-M06

\*2 : FPT-100P-M20

# MB90540G/545G Series

## ■ I/O CIRCUIT TYPE

| Circuit type | Diagram   | Remarks  |
|--------------|---|--|
| A            |    | <ul style="list-style-type: none"> <li>• High-speed oscillation feedback resistor : 1 MΩ approx.</li> <li>• Low-speed oscillation feedback resistor : 10 MΩ approx.</li> </ul> |
| B            |   | <ul style="list-style-type: none"> <li>• CMOS Hysteresis input</li> <li>• Pull-up resistor : 50 kΩ approx.</li> </ul>  |
| C            |  | <ul style="list-style-type: none"> <li>• CMOS Hysteresis input</li> </ul>  |
| D            |  | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> </ul>   |

(Continued)

| Circuit type | Diagram | Remarks   |
|--------------|---------|---|
| E            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• Analog input</li> </ul>  |
| F            |         | <ul style="list-style-type: none"> <li>• CMOS Hysteresis input</li> <li>• Pull-down Resistor : 50 kΩ approx. (except Flash devices)</li> </ul>                              |
| G            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• TTL level input (Flash devices in Flash writer mode only)</li> </ul> |

(Continued)

# MB90540G/545G Series

(Continued)

| Circuit type | Diagram | Remarks   |
|--------------|---------|---|
| H            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• Programmable pull-up resistor : 50 k<math>\Omega</math> approx.</li> </ul>   |
| I            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS Hysteresis input</li> <li>• TTL level input (Flash devices in Flash writer mode only)</li> <li>• Programmable pullup resistor : 50 k<math>\Omega</math> approx.</li> </ul> |

## ■ HANDLING DEVICES

### (1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$ .
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, care must also be taken in not allowing the analog power-supply voltage ( $AV_{CC}$ ,  $AVRH$ ) to exceed the digital power-supply voltage.

### (2) Handling unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k $\Omega$ .

Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

### (3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.

Below is a diagram of how to use external clock.



### (4) Use of the sub-clock

Use one clock system parts when the sub-clock is not used. In that case, pull-down the pin X0A and leave the pin X1A open. When using two clock system parts, a 32 kHz oscillator has to be connected to the X0A and X1A pins.


### (5) Power supply pins ( $V_{CC}/V_{SS}$ )

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect  $V_{CC}$  and  $V_{SS}$  pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu F$  between  $V_{CC}$  and  $V_{SS}$  pins near the device.

# MB90540G/545G Series



## (6) Pull-up/down resistors

The MB90540G/545G Series does not support internal pull-up/down resistors (except Port0 – Port3 : pull-up resistors) . Use external components where needed.

## (7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

## (8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply ( $AV_{CC}$ ,  $AVRH$ ,  $AVRL$ ) and analog inputs (AN0 to AN7) after turning-on the digital power supply ( $V_{CC}$ ) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed  $AVRH$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable) .

## (9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

## (10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

## (11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \mu s$  or more (0.2 V to 2.7 V) .


## (12) Indeterminate outputs from ports 0 and 1 (MB90V540G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If  $\overline{\text{RST}}$  pin is "H", the outputs become indeterminate.
- If  $\overline{\text{RST}}$  pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.

### • $\overline{\text{RST}}$ pin is "H"




\*1 : Power-on reset time : "Period of clock frequency"  $\times 2^{17}$  (Clock frequency of 16 MHz : 8.19 ms)

\*2 : Oscillation setting time : "Period of clock frequency"  $\times 2^{18}$  (Clock frequency of 16 MHz : 16.38 ms)

# MB90540G/545G Series

- $\overline{\text{RST}}$  pin is “L”



\*1 : Power-on reset time : “Period of clock frequency”  $\times 2^{17}$  (Clock frequency of 16 MHz : 8.19 ms)

\*2 : Oscillation setting time : “Period of clock frequency”  $\times 2^{18}$  (Clock frequency of 16 MHz : 16.38 ms)

## (13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

## (14) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions

In the Signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”) , the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00H”.

If the values of the corresponding bank registers (DTB, ADB, USB, SSB) are set to other than “00H”, the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


## (15) Using REALOS

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

## (16) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## ■ BLOCK DIAGRAM



# MB90540G/545G Series

## ■ MEMORY MAP

The memory space of the MB90540G/545G Series is shown below.

|         | MB90V540G/<br>F546G (S) | MB90543G(S)<br>F543G(S) | MB90548G(S)<br>MB90F548GL(S)<br>MB90F548G (S) | MB90549G (S) /<br>F549G (S) | MB90547G (S)           |
|---------|-------------------------|-------------------------|---|-----------------------------|------------------------|
| FFFFFFH | ROM (FF bank)           | ROM (FF bank)           | ROM (FF bank)                                 | ROM (FF bank)               | ROM (FF bank)          |
| FF0000H |                         |                         |   |                             |                        |
| FEFFFFH | ROM (FE bank)           | ROM (FE bank)           | ROM (FE bank)                                 | ROM (FE bank)               |                        |
| FE0000H |                         |                         |   |                             |                        |
| FDFFFFH | ROM (FD bank)           |                         |   | ROM (FD bank)               |                        |
| FD0000H |                         | External                | External                                      | FD0000H                     | External               |
| FCFFFFH | ROM (FC bank)           |                         |   | ROM (FC bank)               |                        |
| FC0000H |                         |                         |   | FC0000H                     |                        |
|         | External                |                         |   | External                    |                        |
| 00FFFFH | ROM (Image of FF bank)  | ROM (Image of FF bank)  | ROM (Image of FF bank)                        | ROM (Image of FF bank)      | ROM (Image of FF bank) |
| 004000H |                         |                         |   |                             |                        |
| 003FFFH | Peripheral              | Peripheral              | Peripheral                                    | Peripheral                  | Peripheral             |
| 003900H |                         |                         |   |                             |                        |
|         | External                | External                | External                                      | External                    | External               |
| 0020FFH |                         |                         |   |                             |                        |
| 001FF5H | ROM correction          |                         |   |                             |                        |
| 001FF0H |                         |                         |   |                             |                        |
|         | RAM 8 K                 | RAM 6 K                 | RAM 4 K                                       | RAM 6 K                     | RAM 2 K                |
| 000100H |                         |                         |   |                             |                        |
|         | External                | External                | External                                      | External                    | External               |
| 0000BFH | Peripheral              | Peripheral              | Peripheral                                    | Peripheral                  | Peripheral             |
| 000000H |                         |                         |   |                             |                        |

Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits address are the same, the table in ROM can be referenced without using the “far” specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM. The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00. The image between FF4000H and FFFFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.

# MB90540G/545G Series

## ■ I/O MAP

| Address    | Register   | Abbreviation    | Access | Resource name | Initial value                |
|------------|--|-----------------|--------|---------------|------------------------------|
| 00H        | Port 0 data register   | PDR0            | R/W    | Port 0        | XXXXXXXX <sub>B</sub>        |
| 01H        | Port 1 data register   | PDR1            | R/W    | Port 1        | XXXXXXXX <sub>B</sub>        |
| 02H        | Port 2 data register   | PDR2            | R/W    | Port 2        | XXXXXXXX <sub>B</sub>        |
| 03H        | Port 3 data register   | PDR3            | R/W    | Port 3        | XXXXXXXX <sub>B</sub>        |
| 04H        | Port 4 data register   | PDR4            | R/W    | Port 4        | XXXXXXXX <sub>B</sub>        |
| 05H        | Port 5 data register   | PDR5            | R/W    | Port 5        | XXXXXXXX <sub>B</sub>        |
| 06H        | Port 6 data register   | PDR6            | R/W    | Port 6        | XXXXXXXX <sub>B</sub>        |
| 07H        | Port 7 data register   | PDR7            | R/W    | Port 7        | XXXXXXXX <sub>B</sub>        |
| 08H        | Port 8 data register   | PDR8            | R/W    | Port 8        | XXXXXXXX <sub>B</sub>        |
| 09H        | Port 9 data register   | PDR9            | R/W    | Port 9        | XXXXXXXX <sub>B</sub>        |
| 0AH        | Port A data register   | PDRA            | R/W    | Port A        | _____X <sub>B</sub>          |
| 0BH to 0FH | Reserved   |                 |        |               |                              |
| 10H        | Port 0 direction register                                      | DDR0            | R/W    | Port 0        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 11H        | Port 1 direction register                                      | DDR1            | R/W    | Port 1        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 12H        | Port 2 direction register                                      | DDR2            | R/W    | Port 2        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 13H        | Port 3 direction register                                      | DDR3            | R/W    | Port 3        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 14H        | Port 4 direction register                                      | DDR4            | R/W    | Port 4        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 15H        | Port 5 direction register                                      | DDR5            | R/W    | Port 5        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 16H        | Port 6 direction register                                      | DDR6            | R/W    | Port 6        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 17H        | Port 7 direction register                                      | DDR7            | R/W    | Port 7        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 18H        | Port 8 direction register                                      | DDR8            | R/W    | Port 8        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 19H        | Port 9 direction register                                      | DDR9            | R/W    | Port 9        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 1AH        | Port A direction register                                      | DDRA            | R/W    | Port A        | _____0 <sub>B</sub>          |
| 1BH        | Analog Input Enable register                                   | ADER            | R/W    | Port 6, A/D   | 1 1 1 1 1 1 1 1 <sub>B</sub> |
| 1CH        | Port 0 Pullup control register                                 | PUCR0           | R/W    | Port 0        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 1DH        | Port 1 Pullup control register                                 | PUCR1           | R/W    | Port 1        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 1EH        | Port 2 Pullup control register                                 | PUCR2           | R/W    | Port 2        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 1FH        | Port 3 Pullup control register                                 | PUCR3           | R/W    | Port 3        | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 20H        | Serial Mode Control Register 0                                 | UMC0            | R/W    | UART0         | 0 0 0 0 1 0 0 0 <sub>B</sub> |
| 21H        | Serial Status Register 0                                       | USR0            | R/W    |               | 0 0 0 1 0 0 0 0 <sub>B</sub> |
| 22H        | Serial input data register 0/<br>Serial output data register 0 | UIDR0/<br>UODR0 | R/W    |               | XXXXXXXX <sub>B</sub>        |
| 23H        | Rate and data register 0                                       | URD0            | R/W    |               | 0 0 0 0 0 0 0 X <sub>B</sub> |

(Continued)

# MB90540G/545G Series

| Address         | Register   | Abbreviation    | Access | Resource name                                 | Initial value                |
|-----------------|--|-----------------|--------|---|------------------------------|
| 24 <sub>H</sub> | Serial mode register 1   | SMR1            | R/W    | UART1   | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 25 <sub>H</sub> | Serial control register 1                                      | SCR1            | R/W    |   | 0 0 0 0 0 1 0 0 <sub>B</sub> |
| 26 <sub>H</sub> | Serial input data register 1/<br>Serial output data register 1 | SIDR1/<br>SODR1 | R/W    |   | XXXXXXXX <sub>B</sub>        |
| 27 <sub>H</sub> | Serial status register 1                                       | SSR1            | R/W    |   | 0 0 0 0 1 _ 0 0 <sub>B</sub> |
| 28 <sub>H</sub> | UART1 prescaler control register                               | CDCR            | R/W    |   | 0 _ _ _ 1 1 1 1 <sub>B</sub> |
| 29 <sub>H</sub> | Serial Edge select register                                    | SES1            | R/W    |   | _ _ _ _ _ _ 0 <sub>B</sub>   |
| 2A <sub>H</sub> | Prohibited   |                 |        |   |                              |
| 2B <sub>H</sub> | Serial I/O prescaler   | SCDCR           | R/W    | Extended I/O<br>Serial Interface              | 0 _ _ _ 1 1 1 1 <sub>B</sub> |
| 2C <sub>H</sub> | Serial mode control register                                   | SMCS            | R/W    |   | _ _ _ _ 0 0 0 0 <sub>B</sub> |
| 2D <sub>H</sub> | Serial mode control register                                   | SMCS            | R/W    |   | 0 0 0 0 0 0 1 0 <sub>B</sub> |
| 2E <sub>H</sub> | Serial data register   | SDR             | R/W    |   | XXXXXXXX <sub>B</sub>        |
| 2F <sub>H</sub> | Serial Edge select register                                    | SES2            | R/W    |   | _ _ _ _ _ _ 0 <sub>B</sub>   |
| 30 <sub>H</sub> | External interrupt enable register                             | ENIR            | R/W    | External Interrupt                            | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 31 <sub>H</sub> | External interrupt request register                            | EIRR            | R/W    |   | XXXXXXXX <sub>B</sub>        |
| 32 <sub>H</sub> | External interrupt level register                              | ELVR            | R/W    |   | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 33 <sub>H</sub> | External interrupt level register                              | ELVR            | R/W    |   | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 34 <sub>H</sub> | A/D control status register 0                                  | ADCS0           | R/W    | A/D Converter                                 | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 35 <sub>H</sub> | A/D control status register 1                                  | ADCS1           | R/W    |   | 0 0 0 0 0 0 0 0 <sub>B</sub> |
| 36 <sub>H</sub> | A/D data register 0  | ADCR0           | R      |   | XXXXXXXX <sub>B</sub>        |
| 37 <sub>H</sub> | A/D data register 1  | ADCR1           | R/W    |   | 0 0 0 0 1 _ XX <sub>B</sub>  |
| 38 <sub>H</sub> | PPG0 operation mode control register                           | PPGC0           | R/W    | 16-bit Programmable<br>Pulse<br>Generator 0/1 | 0 _ 0 0 0 _ _ 1 <sub>B</sub> |
| 39 <sub>H</sub> | PPG1 operation mode control register                           | PPGC1           | R/W    |   | 0 _ 0 0 0 0 0 1 <sub>B</sub> |
| 3A <sub>H</sub> | PPG0/1 clock selection register                                | PPG01           | R/W    |   | 0 0 0 0 0 0 _ _ <sub>B</sub> |
| 3B <sub>H</sub> | Prohibited   |                 |        |   |                              |
| 3C <sub>H</sub> | PPG2 operation mode control register                           | PPGC2           | R/W    | 16-bit Programmable<br>Pulse<br>Generator 2/3 | 0 _ 0 0 0 _ _ 1 <sub>B</sub> |
| 3D <sub>H</sub> | PPG3 operation mode control register                           | PPGC3           | R/W    |   | 0 _ 0 0 0 0 0 1 <sub>B</sub> |
| 3E <sub>H</sub> | PPG2/3 Clock Selection Register                                | PPG23           | R/W    |   | 0 0 0 0 0 0 _ _ <sub>B</sub> |
| 3F <sub>H</sub> | Prohibited   |                 |        |   |                              |
| 40 <sub>H</sub> | PPG4 operation mode control register                           | PPGC4           | R/W    | 16-bit Programmable<br>Pulse<br>Generator 4/5 | 0 _ 0 0 0 _ _ 1 <sub>B</sub> |
| 41 <sub>H</sub> | PPG5 operation mode control register                           | PPGC5           | R/W    |   | 0 _ 0 0 0 0 0 1 <sub>B</sub> |
| 42 <sub>H</sub> | PPG4/5 clock selection register                                | PPG45           | R/W    |   | 0 0 0 0 0 0 _ _ <sub>B</sub> |
| 43 <sub>H</sub> | Prohibited   |                 |        |   |                              |
| 44 <sub>H</sub> | PPG6 operation mode control register                           | PPGC6           | R/W    | 16-bit Programmable<br>Pulse<br>Generator 6/7 | 0 _ 0 0 0 _ _ 1 <sub>B</sub> |
| 45 <sub>H</sub> | PPG7 operation mode control register                           | PPGC7           | R/W    |   | 0 _ 0 0 0 0 0 1 <sub>B</sub> |
| 46 <sub>H</sub> | PPG6/7 clock selection register                                | PPG67           | R/W    |   | 0 0 0 0 0 0 _ _ <sub>B</sub> |

(Continued)

# MB90540G/545G Series

| Address                            | Register  | Abbreviation    | Access | Resource name                    | Initial value                   |
|------------------------------------|---|-----------------|--------|----------------------------------|---------------------------------|
| 47 <sub>H</sub> to 4B <sub>H</sub> | Prohibited  |                 |        |                                  |                                 |
| 4C <sub>H</sub>                    | Input capture control status register 0/1         | ICS01           | R/W    | Input Capture 0/1                | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 4D <sub>H</sub>                    | Input capture control status register 2/3         | ICS23           | R/W    | Input Capture 2/3                | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 4E <sub>H</sub>                    | Input capture control status register 4/5         | ICS45           | R/W    | Input Capture 4/5                | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 4F <sub>H</sub>                    | Input capture control status register 6/7         | ICS67           | R/W    | Input Capture 6/7                | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 50 <sub>H</sub>                    | Timer control status register 0                   | TMCSR0          | R/W    | 16-bit Reload<br>Timer 0         | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 51 <sub>H</sub>                    | Timer control status register 0                   | TMCSR0          | R/W    |                                  | __ _ _ _ 0 0 0 0 <sub>B</sub>   |
| 52 <sub>H</sub>                    | Timer register 0/reload register 0                | TMR0/<br>TMRLR0 | R/W    |                                  | XXXXXXXX <sub>B</sub>           |
| 53 <sub>H</sub>                    | Timer register 0/reload register 0                | TMR0/<br>TMRLR0 | R/W    |                                  | XXXXXXXX <sub>B</sub>           |
| 54 <sub>H</sub>                    | Timer control status register 1                   | TMCSR1          | R/W    | 16-bit Reload<br>Timer 1         | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 55 <sub>H</sub>                    | Timer control status register 1                   | TMCSR1          | R/W    |                                  | __ _ _ _ 0 0 0 0 <sub>B</sub>   |
| 56 <sub>H</sub>                    | Timer register 1/reload register 1                | TMR1/<br>TMRLR1 | R/W    |                                  | XXXXXXXX <sub>B</sub>           |
| 57 <sub>H</sub>                    | Timer register 1/reload register 1                | TMR1/<br>TMRLR1 | R/W    |                                  | XXXXXXXX <sub>B</sub>           |
| 58 <sub>H</sub>                    | Output compare control status register 0          | OCS0            | R/W    | Output Compare<br>0/1            | 0 0 0 0 __ _ 0 0 <sub>B</sub>   |
| 59 <sub>H</sub>                    | Output compare control status register 1          | OCS1            | R/W    |                                  | __ _ _ 0 0 0 0 0 0 <sub>B</sub> |
| 5A <sub>H</sub>                    | Output compare control status register 2          | OCS2            | R/W    | Output Compare<br>2/3            | 0 0 0 0 __ _ 0 0 <sub>B</sub>   |
| 5B <sub>H</sub>                    | Output compare control status register 3          | OCS3            | R/W    |                                  | __ _ _ 0 0 0 0 0 0 <sub>B</sub> |
| 5C <sub>H</sub> to 6B <sub>H</sub> | Prohibited  |                 |        |                                  |                                 |
| 6C <sub>H</sub>                    | Timer Data register                               | TCDDT           | R/W    | I/O Timer                        | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 6D <sub>H</sub>                    | Timer Data register                               | TCDDT           | R/W    |                                  | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 6E <sub>H</sub>                    | Timer Control register                            | TCCS            | R/W    |                                  | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 6F <sub>H</sub>                    | ROM mirror function selection register            | ROMM            | R/W    | ROM Mirror                       | __ _ _ _ _ _ _ 1 <sub>B</sub>   |
| 70 <sub>H</sub> to 7F <sub>H</sub> | Reserved for CAN 0 Interface.                     |                 |        |                                  |                                 |
| 80 <sub>H</sub> to 8F <sub>H</sub> | Reserved for CAN 1 Interface.                     |                 |        |                                  |                                 |
| 90 <sub>H</sub> to 9D <sub>H</sub> | Prohibited  |                 |        |                                  |                                 |
| 9E <sub>H</sub>                    | Program address detection control status register | PACSR           | R/W    | Address Match Detection Function | 0 0 0 0 0 0 0 0 <sub>B</sub>    |
| 9F <sub>H</sub>                    | Delayed interrupt/release register                | DIRR            | R/W    | Delayed Interrupt                | __ _ _ _ _ _ 0 <sub>B</sub>     |
| A0 <sub>H</sub>                    | Low-power mode control register                   | LPMCR           | R/W    | Low Power Controller             | 0 0 0 1 1 0 0 0 <sub>B</sub>    |
| A1 <sub>H</sub>                    | Clock selection register                          | CKSCR           | R/W    | Low Power Controller             | 1 1 1 1 1 1 0 0 <sub>B</sub>    |

(Continued)

# MB90540G/545G Series

| Address                            | Register  | Abbreviation | Access | Resource name          | Initial value         |
|------------------------------------|---|--------------|--------|------------------------|-----------------------|
| A2 <sub>H</sub> to A4 <sub>H</sub> | Prohibited  |              |        |                        |                       |
| A5 <sub>H</sub>                    | Automatic ready function select register                              | ARSR         | W      | External Memory Access | 0011__00 <sub>B</sub> |
| A6 <sub>H</sub>                    | External address output control register                              | HACR         | W      |                        | 00000000 <sub>B</sub> |
| A7 <sub>H</sub>                    | Bus control signal selection register                                 | ECSR         | W      |                        | 0000000_ <sub>B</sub> |
| A8 <sub>H</sub>                    | Watchdog Timer control register                                       | WDTC         | R/W    | Watchdog Timer         | XXXXX111 <sub>B</sub> |
| A9 <sub>H</sub>                    | Time Base Timer Control register                                      | TBTC         | R/W    | Time Base Timer        | 1--00100 <sub>B</sub> |
| AA <sub>H</sub>                    | Watch timer control register  | WTC          | R/W    | Watch Timer            | 1X000000 <sub>B</sub> |
| AB <sub>H</sub> to AD <sub>H</sub> | Prohibited  |              |        |                        |                       |
| AE <sub>H</sub>                    | Flash memory control status register (Flash only, otherwise reserved) | FMCS         | R/W    | Flash Memory           | 00X0000 <sub>B</sub>  |
| AF <sub>H</sub>                    | Prohibited  |              |        |                        |                       |
| B0 <sub>H</sub>                    | Interrupt control register 00   | ICR00        | R/W    | Interrupt controller   | 00000111 <sub>B</sub> |
| B1 <sub>H</sub>                    | Interrupt control register 01   | ICR01        | R/W    |                        | 00000111 <sub>B</sub> |
| B2 <sub>H</sub>                    | Interrupt control register 02   | ICR02        | R/W    |                        | 00000111 <sub>B</sub> |
| B3 <sub>H</sub>                    | Interrupt control register 03   | ICR03        | R/W    |                        | 00000111 <sub>B</sub> |
| B4 <sub>H</sub>                    | Interrupt control register 04   | ICR04        | R/W    |                        | 00000111 <sub>B</sub> |
| B5 <sub>H</sub>                    | Interrupt control register 05   | ICR05        | R/W    |                        | 00000111 <sub>B</sub> |
| B6 <sub>H</sub>                    | Interrupt control register 06   | ICR06        | R/W    |                        | 00000111 <sub>B</sub> |
| B7 <sub>H</sub>                    | Interrupt control register 07   | ICR07        | R/W    |                        | 00000111 <sub>B</sub> |
| B8 <sub>H</sub>                    | Interrupt control register 08   | ICR08        | R/W    |                        | 00000111 <sub>B</sub> |
| B9 <sub>H</sub>                    | Interrupt control register 09   | ICR09        | R/W    |                        | 00000111 <sub>B</sub> |
| BA <sub>H</sub>                    | Interrupt control register 10   | ICR10        | R/W    |                        | 00000111 <sub>B</sub> |
| BB <sub>H</sub>                    | Interrupt control register 11   | ICR11        | R/W    |                        | 00000111 <sub>B</sub> |
| BC <sub>H</sub>                    | Interrupt control register 12   | ICR12        | R/W    |                        | 00000111 <sub>B</sub> |
| BD <sub>H</sub>                    | Interrupt control register 13   | ICR13        | R/W    |                        | 00000111 <sub>B</sub> |
| BE <sub>H</sub>                    | Interrupt control register 14   | ICR14        | R/W    |                        | 00000111 <sub>B</sub> |
| BF <sub>H</sub>                    | Interrupt control register 15   | ICR15        | R/W    |                        | 00000111 <sub>B</sub> |
| C0 <sub>H</sub> to FF <sub>H</sub> | External  |              |        |                        |                       |

| Address           | Register                             | Abbreviation | Access | Resource name                    | Initial value         |
|-------------------|--------------------------------------|--------------|--------|----------------------------------|-----------------------|
| 1FF0 <sub>H</sub> | Program address detection register 0 | PADR0        | R/W    | Address Match Detection Function | XXXXXXXX <sub>B</sub> |
| 1FF1 <sub>H</sub> | Program address detection register 0 | PADR0        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1FF2 <sub>H</sub> | Program address detection register 0 | PADR0        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1FF3 <sub>H</sub> | Program address detection register 1 | PADR1        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1FF4 <sub>H</sub> | Program address detection register 1 | PADR1        | R/W    |                                  | XXXXXXXX <sub>B</sub> |
| 1FF5 <sub>H</sub> | Program address detection register 1 | PADR1        | R/W    |                                  | XXXXXXXX <sub>B</sub> |

(Continued)

# MB90540G/545G Series

| Address                                | Register                 | Abbreviation | Access | Resource name                           | Initial value         |
|--|--------------------------|--------------|--------|---|-----------------------|
| 3900 <sub>H</sub>                      | Reload L                 | PRL0         | R/W    | 16-bit Programmable Pulse Generator 0/1 | XXXXXXXX <sub>B</sub> |
| 3901 <sub>H</sub>                      | Reload H                 | PRLH0        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3902 <sub>H</sub>                      | Reload L                 | PRL1         | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3903 <sub>H</sub>                      | Reload H                 | PRLH1        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3904 <sub>H</sub>                      | Reload L                 | PRL2         | R/W    | 16-bit Programmable Pulse Generator 2/3 | XXXXXXXX <sub>B</sub> |
| 3905 <sub>H</sub>                      | Reload H                 | PRLH2        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3906 <sub>H</sub>                      | Reload L                 | PRL3         | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3907 <sub>H</sub>                      | Reload H                 | PRLH3        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3908 <sub>H</sub>                      | Reload L                 | PRL4         | R/W    | 16-bit Programmable Pulse Generator 4/5 | XXXXXXXX <sub>B</sub> |
| 3909 <sub>H</sub>                      | Reload H                 | PRLH4        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 390A <sub>H</sub>                      | Reload L                 | PRL5         | R/W    |   | XXXXXXXX <sub>B</sub> |
| 390B <sub>H</sub>                      | Reload H                 | PRLH5        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 390C <sub>H</sub>                      | Reload L                 | PRL6         | R/W    | 16-bit Programmable Pulse Generator 6/7 | XXXXXXXX <sub>B</sub> |
| 390D <sub>H</sub>                      | Reload H                 | PRLH6        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 390E <sub>H</sub>                      | Reload L                 | PRL7         | R/W    |   | XXXXXXXX <sub>B</sub> |
| 390F <sub>H</sub>                      | Reload H                 | PRLH7        | R/W    |   | XXXXXXXX <sub>B</sub> |
| 3910 <sub>H</sub> to 3917 <sub>H</sub> | Reserved                 |              |        |   |                       |
| 3918 <sub>H</sub>                      | Input Capture Register 0 | IPCP0        | R      | Input Capture 0/1                       | XXXXXXXX <sub>B</sub> |
| 3919 <sub>H</sub>                      | Input Capture Register 0 | IPCP0        | R      |   | XXXXXXXX <sub>B</sub> |
| 391A <sub>H</sub>                      | Input Capture Register 1 | IPCP1        | R      |   | XXXXXXXX <sub>B</sub> |
| 391B <sub>H</sub>                      | Input Capture Register 1 | IPCP1        | R      |   | XXXXXXXX <sub>B</sub> |
| 391C <sub>H</sub>                      | Input Capture Register 2 | IPCP2        | R      | Input Capture 2/3                       | XXXXXXXX <sub>B</sub> |
| 391D <sub>H</sub>                      | Input Capture Register 2 | IPCP2        | R      |   | XXXXXXXX <sub>B</sub> |
| 391E <sub>H</sub>                      | Input Capture Register 3 | IPCP3        | R      |   | XXXXXXXX <sub>B</sub> |
| 391F <sub>H</sub>                      | Input Capture Register 3 | IPCP3        | R      |   | XXXXXXXX <sub>B</sub> |
| 3920 <sub>H</sub>                      | Input Capture Register 4 | IPCP4        | R      | Input Capture 4/5                       | XXXXXXXX <sub>B</sub> |
| 3921 <sub>H</sub>                      | Input Capture Register 4 | IPCP4        | R      |   | XXXXXXXX <sub>B</sub> |
| 3922 <sub>H</sub>                      | Input Capture Register 5 | IPCP5        | R      |   | XXXXXXXX <sub>B</sub> |
| 3923 <sub>H</sub>                      | Input Capture Register 5 | IPCP5        | R      |   | XXXXXXXX <sub>B</sub> |
| 3924 <sub>H</sub>                      | Input Capture Register 6 | IPCP6        | R      | Input Capture 6/7                       | XXXXXXXX <sub>B</sub> |
| 3925 <sub>H</sub>                      | Input Capture Register 6 | IPCP6        | R      |   | XXXXXXXX <sub>B</sub> |
| 3926 <sub>H</sub>                      | Input Capture Register 7 | IPCP7        | R      |   | XXXXXXXX <sub>B</sub> |
| 3927 <sub>H</sub>                      | Input Capture Register 7 | IPCP7        | R      |   | XXXXXXXX <sub>B</sub> |

(Continued)

# MB90540G/545G Series

(Continued)

| Address                                   | Register                      | Abbreviation | Access | Resource name      | Initial value         |
|---|-------------------------------|--------------|--------|--------------------|-----------------------|
| 3928 <sub>H</sub>                         | Output Compare Register 0     | OCCP0        | R/W    | Output Compare 0/1 | XXXXXXXX <sub>B</sub> |
| 3929 <sub>H</sub>                         | Output Compare Register 0     | OCCP0        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 392A <sub>H</sub>                         | Output Compare Register 1     | OCCP1        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 392B <sub>H</sub>                         | Output Compare Register 1     | OCCP1        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 392C <sub>H</sub>                         | Output Compare Register 2     | OCCP2        | R/W    | Output Compare 2/3 | XXXXXXXX <sub>B</sub> |
| 392D <sub>H</sub>                         | Output Compare Register 2     | OCCP2        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 392E <sub>H</sub>                         | Output Compare Register 3     | OCCP3        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 392F <sub>H</sub>                         | Output Compare Register 3     | OCCP3        | R/W    |                    | XXXXXXXX <sub>B</sub> |
| 3930 <sub>H</sub> to<br>39FF <sub>H</sub> | Reserved                      |              |        |                    |                       |
| 3A00 <sub>H</sub> to<br>3AFF <sub>H</sub> | Reserved for CAN 0 Interface. |              |        |                    |                       |
| 3B00 <sub>H</sub> to<br>3BFF <sub>H</sub> | Reserved for CAN 0 Interface. |              |        |                    |                       |
| 3C00 <sub>H</sub> to<br>3CFF <sub>H</sub> | Reserved for CAN 1 Interface. |              |        |                    |                       |
| 3D00 <sub>H</sub> to<br>3DFF <sub>H</sub> | Reserved for CAN 1 Interface. |              |        |                    |                       |
| 3E00 <sub>H</sub> to<br>3FFF <sub>H</sub> | Reserved                      |              |        |                    |                       |

- Read/write notation

R/W : Reading and writing permitted

R : Read-only

W : Write-only

- Initial value notation

0 : Initial value is "0".

1 : Initial value is "1".

X : Initial value is undefined.

\_ : Initial value is unused.

Note: Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

## ■ CAN CONTROLLER

The MB90540G series contains two CAN controllers (CAN0 and CAN1), the MB90545G series contains only one (CAN0). The Evaluation Chip MB90V540G also has two CAN controllers.

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

**List of Control Registers**

| Address             |                     | Register                          | Abbreviation | Access | Initial Value                  |
|---------------------|---------------------|-----------------------------------|--------------|--------|--------------------------------|
| CAN0                | CAN1                |                                   |              |        |                                |
| 000070 <sub>H</sub> | 000080 <sub>H</sub> | Message buffer valid register     | BVALR        | R/W    | 00000000 00000000 <sub>B</sub> |
| 000071 <sub>H</sub> | 000081 <sub>H</sub> |                                   |              |        |                                |
| 000072 <sub>H</sub> | 000082 <sub>H</sub> | Transmit request register         | TREQR        | R/W    | 00000000 00000000 <sub>B</sub> |
| 000073 <sub>H</sub> | 000083 <sub>H</sub> |                                   |              |        |                                |
| 000074 <sub>H</sub> | 000084 <sub>H</sub> | Transmit cancel register          | TCANR        | W      | 00000000 00000000 <sub>B</sub> |
| 000075 <sub>H</sub> | 000085 <sub>H</sub> |                                   |              |        |                                |
| 000076 <sub>H</sub> | 000086 <sub>H</sub> | Transmit complete register        | TCR          | R/W    | 00000000 00000000 <sub>B</sub> |
| 000077 <sub>H</sub> | 000087 <sub>H</sub> |                                   |              |        |                                |
| 000078 <sub>H</sub> | 000088 <sub>H</sub> | Receive complete register         | RCR          | R/W    | 00000000 00000000 <sub>B</sub> |
| 000079 <sub>H</sub> | 000089 <sub>H</sub> |                                   |              |        |                                |
| 00007A <sub>H</sub> | 00008A <sub>H</sub> | Remote request receiving register | RRTRR        | R/W    | 00000000 00000000 <sub>B</sub> |
| 00007B <sub>H</sub> | 00008B <sub>H</sub> |                                   |              |        |                                |
| 00007C <sub>H</sub> | 00008C <sub>H</sub> | Receive overrun register          | ROVRR        | R/W    | 00000000 00000000 <sub>B</sub> |
| 00007D <sub>H</sub> | 00008D <sub>H</sub> |                                   |              |        |                                |
| 00007E <sub>H</sub> | 00008E <sub>H</sub> | Receive interrupt enable register | RIER         | R/W    | 00000000 00000000 <sub>B</sub> |
| 00007F <sub>H</sub> | 00008F <sub>H</sub> |                                   |              |        |                                |

(Continued)

# MB90540G/545G Series

(Continued)

| Address             |                     | Register                                | Abbreviation | Access | Initial Value                   |
|---------------------|---------------------|---|--------------|--------|---------------------------------|
| CAN0                | CAN1                |   |              |        |                                 |
| 003B00 <sub>H</sub> | 003D00 <sub>H</sub> | Control status register                 | CSR          | R/W, R | 00---000 0----0-1 <sub>B</sub>  |
| 003B01 <sub>H</sub> | 003D01 <sub>H</sub> |   |              |        |                                 |
| 003B02 <sub>H</sub> | 003D02 <sub>H</sub> | Last event indicator register           | LEIR         | R/W    | ----- 000-0000 <sub>B</sub>     |
| 003B03 <sub>H</sub> | 003D03 <sub>H</sub> |   |              |        |                                 |
| 003B04 <sub>H</sub> | 003D04 <sub>H</sub> | Receive/transmit error counter register | RTEC         | R      | 00000000 00000000 <sub>B</sub>  |
| 003B05 <sub>H</sub> | 003D05 <sub>H</sub> |   |              |        |                                 |
| 003B06 <sub>H</sub> | 003D06 <sub>H</sub> | Bit timing register                     | BTR          | R/W    | -11111111 11111111 <sub>B</sub> |
| 003B07 <sub>H</sub> | 003D07 <sub>H</sub> |   |              |        |                                 |
| 003B08 <sub>H</sub> | 003D08 <sub>H</sub> | IDE register                            | IDER         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B09 <sub>H</sub> | 003D09 <sub>H</sub> |   |              |        |                                 |
| 003B0A <sub>H</sub> | 003D0A <sub>H</sub> | Transmit RTR register                   | TRTRR        | R/W    | 00000000 00000000 <sub>B</sub>  |
| 003B0B <sub>H</sub> | 003D0B <sub>H</sub> |   |              |        |                                 |
| 003B0C <sub>H</sub> | 003D0C <sub>H</sub> | Remote frame receive waiting register   | RFWTR        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B0D <sub>H</sub> | 003D0D <sub>H</sub> |   |              |        |                                 |
| 003B0E <sub>H</sub> | 003D0E <sub>H</sub> | Transmit request enable register        | TIER         | R/W    | 00000000 00000000 <sub>B</sub>  |
| 003B0F <sub>H</sub> | 003D0F <sub>H</sub> |   |              |        |                                 |
| 003B10 <sub>H</sub> | 003D10 <sub>H</sub> | Acceptance mask select register         | AMSR         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B11 <sub>H</sub> | 003D11 <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B12 <sub>H</sub> | 003D12 <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B13 <sub>H</sub> | 003D13 <sub>H</sub> | Acceptance mask register 0              | AMR0         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B14 <sub>H</sub> | 003D14 <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B15 <sub>H</sub> | 003D15 <sub>H</sub> |   |              |        | XXXXX--- XXXXXXXX <sub>B</sub>  |
| 003B16 <sub>H</sub> | 003D16 <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B17 <sub>H</sub> | 003D17 <sub>H</sub> | Acceptance mask register 1              | AMR1         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B18 <sub>H</sub> | 003D18 <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B19 <sub>H</sub> | 003D19 <sub>H</sub> |   |              |        | XXXXX--- XXXXXXXX <sub>B</sub>  |
| 003B1A <sub>H</sub> | 003D1A <sub>H</sub> |   |              |        | XXXXXXXX XXXXXXXX <sub>B</sub>  |
| 003B1B <sub>H</sub> | 003D1B <sub>H</sub> |   |              |        |                                 |

# MB90540G/545G Series

List of Message Buffers (ID Registers)

| Address  |  | Register            | Abbreviation | Access | Initial Value  |
|--|--|---------------------|--------------|--------|--|
| CAN0   | CAN1   |                     |              |        |  |
| 003A00 <sub>H</sub><br>to<br>003A1F <sub>H</sub> | 003C00 <sub>H</sub><br>to<br>003C1F <sub>H</sub> | General-purpose RAM | —            | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A20 <sub>H</sub>                              | 003C20 <sub>H</sub>                              | ID register 0       | IDR0         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A21 <sub>H</sub>                              | 003C21 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A22 <sub>H</sub>                              | 003C22 <sub>H</sub>                              |                     |              |        |  |
| 003A23 <sub>H</sub>                              | 003C23 <sub>H</sub>                              |                     |              |        |  |
| 003A24 <sub>H</sub>                              | 003C24 <sub>H</sub>                              | ID register 1       | IDR1         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A25 <sub>H</sub>                              | 003C25 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A26 <sub>H</sub>                              | 003C26 <sub>H</sub>                              |                     |              |        |  |
| 003A27 <sub>H</sub>                              | 003C27 <sub>H</sub>                              |                     |              |        |  |
| 003A28 <sub>H</sub>                              | 003C28 <sub>H</sub>                              | ID register 2       | IDR2         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A29 <sub>H</sub>                              | 003C29 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A2A <sub>H</sub>                              | 003C2A <sub>H</sub>                              |                     |              |        |  |
| 003A2B <sub>H</sub>                              | 003C2B <sub>H</sub>                              |                     |              |        |  |
| 003A2C <sub>H</sub>                              | 003C2C <sub>H</sub>                              | ID register 3       | IDR3         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A2D <sub>H</sub>                              | 003C2D <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A2E <sub>H</sub>                              | 003C2E <sub>H</sub>                              |                     |              |        |  |
| 003A2F <sub>H</sub>                              | 003C2F <sub>H</sub>                              |                     |              |        |  |
| 003A30 <sub>H</sub>                              | 003C30 <sub>H</sub>                              | ID register 4       | IDR4         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A31 <sub>H</sub>                              | 003C31 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A32 <sub>H</sub>                              | 003C32 <sub>H</sub>                              |                     |              |        |  |
| 003A33 <sub>H</sub>                              | 003C33 <sub>H</sub>                              |                     |              |        |  |
| 003A34 <sub>H</sub>                              | 003C34 <sub>H</sub>                              | ID register 5       | IDR5         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A35 <sub>H</sub>                              | 003C35 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A36 <sub>H</sub>                              | 003C36 <sub>H</sub>                              |                     |              |        |  |
| 003A37 <sub>H</sub>                              | 003C37 <sub>H</sub>                              |                     |              |        |  |
| 003A38 <sub>H</sub>                              | 003C38 <sub>H</sub>                              | ID register 6       | IDR6         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub>                       |
| 003A39 <sub>H</sub>                              | 003C39 <sub>H</sub>                              |                     |              |        | XXXXX--- XXXXXXXX <sub>B</sub>                       |
| 003A3A <sub>H</sub>                              | 003C3A <sub>H</sub>                              |                     |              |        |  |
| 003A3B <sub>H</sub>                              | 003C3B <sub>H</sub>                              |                     |              |        |  |

(Continued)

# MB90540G/545G Series

(Continued)

| Address             |                     | Register       | Abbreviation | Access | Initial Value                  |
|---------------------|---------------------|----------------|--------------|--------|--------------------------------|
| CAN0                | CAN1                |                |              |        |                                |
| 003A3C <sub>H</sub> | 003C3C <sub>H</sub> | ID register 7  | IDR7         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A3D <sub>H</sub> | 003C3D <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A3E <sub>H</sub> | 003C3E <sub>H</sub> |                |              |        |                                |
| 003A3F <sub>H</sub> | 003C3F <sub>H</sub> |                |              |        |                                |
| 003A40 <sub>H</sub> | 003C40 <sub>H</sub> | ID register 8  | IDR8         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A41 <sub>H</sub> | 003C41 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A42 <sub>H</sub> | 003C42 <sub>H</sub> |                |              |        |                                |
| 003A43 <sub>H</sub> | 003C43 <sub>H</sub> |                |              |        |                                |
| 003A44 <sub>H</sub> | 003C44 <sub>H</sub> | ID register 9  | IDR9         | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A45 <sub>H</sub> | 003C45 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A46 <sub>H</sub> | 003C46 <sub>H</sub> |                |              |        |                                |
| 003A47 <sub>H</sub> | 003C47 <sub>H</sub> |                |              |        |                                |
| 003A48 <sub>H</sub> | 003C48 <sub>H</sub> | ID register 10 | IDR10        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A49 <sub>H</sub> | 003C49 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A4A <sub>H</sub> | 003C4A <sub>H</sub> |                |              |        |                                |
| 003A4B <sub>H</sub> | 003C4B <sub>H</sub> |                |              |        |                                |
| 003A4C <sub>H</sub> | 003C4C <sub>H</sub> | ID register 11 | IDR11        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A4D <sub>H</sub> | 003C4D <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A4E <sub>H</sub> | 003C4E <sub>H</sub> |                |              |        |                                |
| 003A4F <sub>H</sub> | 003C4F <sub>H</sub> |                |              |        |                                |
| 003A50 <sub>H</sub> | 003C50 <sub>H</sub> | ID register 12 | IDR12        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A51 <sub>H</sub> | 003C51 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A52 <sub>H</sub> | 003C52 <sub>H</sub> |                |              |        |                                |
| 003A53 <sub>H</sub> | 003C53 <sub>H</sub> |                |              |        |                                |
| 003A54 <sub>H</sub> | 003C54 <sub>H</sub> | ID register 13 | IDR13        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A55 <sub>H</sub> | 003C55 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A56 <sub>H</sub> | 003C56 <sub>H</sub> |                |              |        |                                |
| 003A57 <sub>H</sub> | 003C57 <sub>H</sub> |                |              |        |                                |
| 003A58 <sub>H</sub> | 003C58 <sub>H</sub> | ID register 14 | IDR14        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A59 <sub>H</sub> | 003C59 <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A5A <sub>H</sub> | 003C5A <sub>H</sub> |                |              |        |                                |
| 003A5B <sub>H</sub> | 003C5B <sub>H</sub> |                |              |        |                                |
| 003A5C <sub>H</sub> | 003C5C <sub>H</sub> | ID register 15 | IDR15        | R/W    | XXXXXXXX XXXXXXXX <sub>B</sub> |
| 003A5D <sub>H</sub> | 003C5D <sub>H</sub> |                |              |        | XXXXX--- XXXXXXXX <sub>B</sub> |
| 003A5E <sub>H</sub> | 003C5E <sub>H</sub> |                |              |        |                                |
| 003A5F <sub>H</sub> | 003C5F <sub>H</sub> |                |              |        |                                |

# MB90540G/545G Series

List of Message Buffers (DLC Registers and Data Registers)

| Address  |  | Register                  | Abbreviation | Access | Initial Value  |
|--|--|---------------------------|--------------|--------|--|
| CAN0   | CAN1   |                           |              |        |  |
| 003A60 <sub>H</sub>                              | 003C60 <sub>H</sub>                              | DLC register 0            | DLCR0        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A61 <sub>H</sub>                              | 003C61 <sub>H</sub>                              |                           |              |        |  |
| 003A62 <sub>H</sub>                              | 003C62 <sub>H</sub>                              | DLC register 1            | DLCR1        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A63 <sub>H</sub>                              | 003C63 <sub>H</sub>                              |                           |              |        |  |
| 003A64 <sub>H</sub>                              | 003C64 <sub>H</sub>                              | DLC register 2            | DLCR2        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A65 <sub>H</sub>                              | 003C65 <sub>H</sub>                              |                           |              |        |  |
| 003A66 <sub>H</sub>                              | 003C66 <sub>H</sub>                              | DLC register 3            | DLCR3        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A67 <sub>H</sub>                              | 003C67 <sub>H</sub>                              |                           |              |        |  |
| 003A68 <sub>H</sub>                              | 003C68 <sub>H</sub>                              | DLC register 4            | DLCR4        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A69 <sub>H</sub>                              | 003C69 <sub>H</sub>                              |                           |              |        |  |
| 003A6A <sub>H</sub>                              | 003C6A <sub>H</sub>                              | DLC register 5            | DLCR5        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A6B <sub>H</sub>                              | 003C6B <sub>H</sub>                              |                           |              |        |  |
| 003A6C <sub>H</sub>                              | 003C6C <sub>H</sub>                              | DLC register 6            | DLCR6        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A6D <sub>H</sub>                              | 003C6D <sub>H</sub>                              |                           |              |        |  |
| 003A6E <sub>H</sub>                              | 003C6E <sub>H</sub>                              | DLC register 7            | DLCR7        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A6F <sub>H</sub>                              | 003C6F <sub>H</sub>                              |                           |              |        |  |
| 003A70 <sub>H</sub>                              | 003C70 <sub>H</sub>                              | DLC register 8            | DLCR8        | R/W    | ----XXXX   |
| 003A71 <sub>H</sub>                              | 003C71 <sub>H</sub>                              |                           |              |        |  |
| 003A72 <sub>H</sub>                              | 003C72 <sub>H</sub>                              | DLC register 9            | DLCR9        | R/W    | ----XXXX <sub>B</sub>                                |
| 003A73 <sub>H</sub>                              | 003C73 <sub>H</sub>                              |                           |              |        |  |
| 003A74 <sub>H</sub>                              | 003C74 <sub>H</sub>                              | DLC register 10           | DLCR10       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A75 <sub>H</sub>                              | 003C75 <sub>H</sub>                              |                           |              |        |  |
| 003A76 <sub>H</sub>                              | 003C76 <sub>H</sub>                              | DLC register 11           | DLCR11       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A77 <sub>H</sub>                              | 003C77 <sub>H</sub>                              |                           |              |        |  |
| 003A78 <sub>H</sub>                              | 003C78 <sub>H</sub>                              | DLC register 12           | DLCR12       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A79 <sub>H</sub>                              | 003C79 <sub>H</sub>                              |                           |              |        |  |
| 003A7A <sub>H</sub>                              | 003C7A <sub>H</sub>                              | DLC register 13           | DLCR13       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A7B <sub>H</sub>                              | 003C7B <sub>H</sub>                              |                           |              |        |  |
| 003A7C <sub>H</sub>                              | 003C7C <sub>H</sub>                              | DLC register 14           | DLCR14       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A7D <sub>H</sub>                              | 003C7D <sub>H</sub>                              |                           |              |        |  |
| 003A7E <sub>H</sub>                              | 003C7E <sub>H</sub>                              | DLC register 15           | DLCR15       | R/W    | ----XXXX <sub>B</sub>                                |
| 003A7F <sub>H</sub>                              | 003C7F <sub>H</sub>                              |                           |              |        |  |
| 003A80 <sub>H</sub><br>to<br>003A87 <sub>H</sub> | 003C80 <sub>H</sub><br>to<br>003C87 <sub>H</sub> | Data register 0 (8 bytes) | DTR0         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

(Continued)

# MB90540G/545G Series

(Continued)

| Address  |  | Register                   | Abbreviation | Access | Initial Value  |
|--|--|----------------------------|--------------|--------|--|
| CAN0   | CAN1   |                            |              |        |  |
| 003A88 <sub>H</sub><br>to<br>003A8F <sub>H</sub> | 003C88 <sub>H</sub><br>to<br>003C8F <sub>H</sub> | Data register 1 (8 bytes)  | DTR1         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A90 <sub>H</sub><br>to<br>003A97 <sub>H</sub> | 003C90 <sub>H</sub><br>to<br>003C97 <sub>H</sub> | Data register 2 (8 bytes)  | DTR2         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A98 <sub>H</sub><br>to<br>003A9F <sub>H</sub> | 003C98 <sub>H</sub><br>to<br>003C9F <sub>H</sub> | Data register 3 (8 bytes)  | DTR3         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AA0 <sub>H</sub><br>to<br>003AA7 <sub>H</sub> | 003CA0 <sub>H</sub><br>to<br>003CA7 <sub>H</sub> | Data register 4 (8 bytes)  | DTR4         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AA8 <sub>H</sub><br>to<br>003AAF <sub>H</sub> | 003CA8 <sub>H</sub><br>to<br>003CAF <sub>H</sub> | Data register 5 (8 bytes)  | DTR5         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AB0 <sub>H</sub><br>to<br>003AB7 <sub>H</sub> | 003CB0 <sub>H</sub><br>to<br>003CB7 <sub>H</sub> | Data register 6 (8 bytes)  | DTR6         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AB8 <sub>H</sub><br>to<br>003ABF <sub>H</sub> | 003CB8 <sub>H</sub><br>to<br>003CBF <sub>H</sub> | Data register 7 (8 bytes)  | DTR7         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AC0 <sub>H</sub><br>to<br>003AC7 <sub>H</sub> | 003CC0 <sub>H</sub><br>to<br>003CC7 <sub>H</sub> | Data register 8 (8 bytes)  | DTR8         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AC8 <sub>H</sub><br>to<br>003ACF <sub>H</sub> | 003CC8 <sub>H</sub><br>to<br>003CCF <sub>H</sub> | Data register 9 (8 bytes)  | DTR9         | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AD0 <sub>H</sub><br>to<br>003AD7 <sub>H</sub> | 003CD0 <sub>H</sub><br>to<br>003CD7 <sub>H</sub> | Data register 10 (8 bytes) | DTR10        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AD8 <sub>H</sub><br>to<br>003ADF <sub>H</sub> | 003CD8 <sub>H</sub><br>to<br>003CDF <sub>H</sub> | Data register 11 (8 bytes) | DTR11        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AE0 <sub>H</sub><br>to<br>003AE7 <sub>H</sub> | 003CE0 <sub>H</sub><br>to<br>003CE7 <sub>H</sub> | Data register 12 (8 bytes) | DTR12        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AE8 <sub>H</sub><br>to<br>003AEF <sub>H</sub> | 003CE8 <sub>H</sub><br>to<br>003CEF <sub>H</sub> | Data register 13 (8 bytes) | DTR13        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AF0 <sub>H</sub><br>to<br>003AF7 <sub>H</sub> | 003CF0 <sub>H</sub><br>to<br>003CF7 <sub>H</sub> | Data register 14 (8 bytes) | DTR14        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AF8 <sub>H</sub><br>to<br>003AFF <sub>H</sub> | 003CF8 <sub>H</sub><br>to<br>003CFF <sub>H</sub> | Data register 15 (8 bytes) | DTR15        | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

## ■ INTERRUPT MAP

| Interrupt cause                        | EI <sup>POS</sup> clear | Interrupt vector |                     | Interrupt control register |                     |
|--|-------------------------|------------------|---------------------|----------------------------|---------------------|
|  |                         | Number           | Address             | Number                     | Address             |
| Reset                                  | N/A                     | #08              | FFFFDC <sub>H</sub> | —                          | —                   |
| INT9 instruction                       | N/A                     | #09              | FFFFD8 <sub>H</sub> | —                          | —                   |
| Exception                              | N/A                     | #10              | FFFFD4 <sub>H</sub> | —                          | —                   |
| CAN 0 RX                               | N/A                     | #11              | FFFFD0 <sub>H</sub> | ICR00                      | 0000B0 <sub>H</sub> |
| CAN 0 TX/NS                            | N/A                     | #12              | FFFFCC <sub>H</sub> |                            |                     |
| CAN 1 RX                               | N/A                     | #13              | FFFFC8 <sub>H</sub> | ICR01                      | 0000B1 <sub>H</sub> |
| CAN 1 TX/NS                            | N/A                     | #14              | FFFFC4 <sub>H</sub> |                            |                     |
| External Interrupt INT0/INT1           | *1                      | #15              | FFFFC0 <sub>H</sub> | ICR02                      | 0000B2 <sub>H</sub> |
| Time Base Timer                        | N/A                     | #16              | FFFFBC <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 0                  | *1                      | #17              | FFFFB8 <sub>H</sub> | ICR03                      | 0000B3 <sub>H</sub> |
| 8/10-bit A/D Converter                 | *1                      | #18              | FFFFB4 <sub>H</sub> |                            |                     |
| 16-bit Free-run Timer                  | N/A                     | #19              | FFFFB0 <sub>H</sub> | ICR04                      | 0000B4 <sub>H</sub> |
| External Interrupt INT2/INT3           | *1                      | #20              | FFFFAC <sub>H</sub> |                            |                     |
| Serial I/O                             | *1                      | #21              | FFFFA8 <sub>H</sub> | ICR05                      | 0000B5 <sub>H</sub> |
| 8/16-bit PPG 0/1                       | N/A                     | #22              | FFFFA4 <sub>H</sub> |                            |                     |
| Input Capture 0                        | *1                      | #23              | FFFFA0 <sub>H</sub> | ICR06                      | 0000B6 <sub>H</sub> |
| External Interrupt INT4/INT5           | *1                      | #24              | FFFF9C <sub>H</sub> |                            |                     |
| Input Capture 1                        | *1                      | #25              | FFFF98 <sub>H</sub> | ICR07                      | 0000B7 <sub>H</sub> |
| 8/16-bit PPG 2/3                       | N/A                     | #26              | FFFF94 <sub>H</sub> |                            |                     |
| External Interrupt INT6/INT7           | *1                      | #27              | FFFF90 <sub>H</sub> | ICR08                      | 0000B8 <sub>H</sub> |
| Watch Timer                            | N/A                     | #28              | FFFF8C <sub>H</sub> |                            |                     |
| 8/16-bit PPG 4/5                       | N/A                     | #29              | FFFF88 <sub>H</sub> | ICR09                      | 0000B9 <sub>H</sub> |
| Input Capture 2/3                      | *1                      | #30              | FFFF84 <sub>H</sub> |                            |                     |
| 8/16-bit PPG 6/7                       | N/A                     | #31              | FFFF80 <sub>H</sub> | ICR10                      | 0000BA <sub>H</sub> |
| Output Compare 0                       | *1                      | #32              | FFFF7C <sub>H</sub> |                            |                     |
| Output Compare 1                       | *1                      | #33              | FFFF78 <sub>H</sub> | ICR11                      | 0000BB <sub>H</sub> |
| Input Capture 4/5                      | *1                      | #34              | FFFF74 <sub>H</sub> |                            |                     |
| Output Compare 2/3 - Input Capture 6/7 | *1                      | #35              | FFFF70 <sub>H</sub> | ICR12                      | 0000BC <sub>H</sub> |
| 16-bit Reload Timer 1                  | *1                      | #36              | FFFF6C <sub>H</sub> |                            |                     |
| UART 0 RX                              | *2                      | #37              | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> |
| UART 0 TX                              | *1                      | #38              | FFFF64 <sub>H</sub> |                            |                     |
| UART 1 RX                              | *2                      | #39              | FFFF60 <sub>H</sub> | ICR14                      | 0000BE <sub>H</sub> |
| UART 1 TX                              | *1                      | #40              | FFFF5C <sub>H</sub> |                            |                     |
| Flash Memory                           | N/A                     | #41              | FFFF58 <sub>H</sub> | ICR15                      | 0000BF <sub>H</sub> |
| Delayed interrupt                      | N/A                     | #42              | FFFF54 <sub>H</sub> |                            |                     |

(Continued)

*(Continued)*

\*1 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal.

\*2 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal. A stop request is available.

Notes :

- N/A : The interrupt request flag is not cleared by the EI<sup>2</sup>OS interrupt clear signal.
- For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the EI<sup>2</sup>OS interrupt clear signal.
- At the end of EI<sup>2</sup>OS, the EI<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the EI<sup>2</sup>OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the EI<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the EI<sup>2</sup>OS for this interrupt number.
- If EI<sup>2</sup>OS is enabled, EI<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same EI<sup>2</sup>OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the EI<sup>2</sup>OS, the other interrupt should be disabled.

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter                             | Symbol               | Value          |                | Units | Remarks  |
|---------------------------------------|----------------------|----------------|----------------|-------|--|
|                                       |                      | Min            | Max            |       |  |
| Power supply voltage                  | $V_{CC}$             | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V     |  |
|                                       | $AV_{CC}$            | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V     | $V_{CC} = AV_{CC}$ *1                            |
|                                       | $AVRH, AVRL$         | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V     | $AV_{CC} \geq AVRH/AVRL,$<br>$AVRH \geq AVRL$ *1 |
| Input voltage                         | $V_I$                | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V     | *2   |
| Output voltage                        | $V_O$                | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V     | *2   |
| Maximum clamp current                 | $I_{CLAMP}$          | -2.0           | +2.0           | mA    | *6   |
| Total maximum clamp current           | $\Sigma  I_{CLAMP} $ | —              | 20             | mA    | *6   |
| “L” level max output current          | $I_{OL}$             | —              | 15             | mA    | *3   |
| “L” level avg. output current         | $I_{OLAV}$           | —              | 4              | mA    | *4   |
| “L” level max overall output current  | $\Sigma I_{OL}$      | —              | 100            | mA    |  |
| “L” level avg. overall output current | $\Sigma I_{OLAV}$    | —              | 50             | mA    | *5   |
| “H” level max output current          | $I_{OH}$             | —              | -15            | mA    | *3   |
| “H” level avg. output current         | $I_{OHAV}$           | —              | -4             | mA    | *4   |
| “H” level max overall output current  | $\Sigma I_{OH}$      | —              | -100           | mA    |  |
| “H” level avg. overall output current | $\Sigma I_{OHAV}$    | —              | -50            | mA    | *5   |
| Power consumption                     | $P_D$                | —              | 500            | mW    | Flash device                                     |
|                                       |                      | —              | 400            | mW    | MASK ROM   |
| Operating temperature                 | $T_A$                | -40            | +105           | °C    |  |
| Storage temperature                   | $T_{STG}$            | -55            | +150           | °C    |  |

\*1 :  $AV_{CC}$ ,  $AVRH$ ,  $AVRL$  should not exceed  $V_{CC}$ . Also,  $AVRH$ ,  $AVRL$  should not exceed  $AV_{CC}$ , and  $AVRL$  does not exceed  $AVRH$ .

\*2 :  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3\text{ V}$ . However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supercedes the  $V_I$  rating.

\*3 : The maximum output current is a peak value for a corresponding pin.

\*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

\*6 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0

• Use within recommended operating conditions.

• Use at DC voltage (current) .

• The + B signal should always be applied with a limiting resistance placed between the + B signal and the microcontroller.

• The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

• Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.

• Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.


• Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.

(Continued)

# MB90540G/545G Series

(Continued)

- Care must be taken not to leave the + B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
- Sample recommended circuits :



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Conditions

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter             | Symbol            | Value |     |      | Units              | Remarks   |   |
|-----------------------|-------------------|-------|-----|------|--------------------|---|---|
|                       |                   | Min   | Typ | Max  |                    |   |   |
| Power supply voltage  | $V_{CC}, AV_{CC}$ | 4.5   | 5.0 | 5.5  | V                  | Under normal operation : Other than MB90F548GL(S)/543G(S)/547G(S)/548G(S)                     |   |
|                       |                   |       |     |      |                    |   | Under normal operation when A/D converter is used : MB90F548GL(S)/543G(S)/547G(S)/548G(S) |
|                       |                   | 3.5   | 5.0 | 5.5  | V                  | Under normal operation when A/D converter is not used : MB90F548GL(S)/543G(S)/547G(S)/548G(S) |   |
|                       |                   | 3.0   | —   | 5.5  | V                  | Maintain RAM data in stop mode  |   |
| Smooth capacitor      | $C_S$             | 0.022 | 0.1 | 1.0  | $\mu\text{F}$      | *   |   |
| Operating temperature | $T_A$             | -40   | —   | +105 | $^{\circ}\text{C}$ |   |   |


\*: Use a ceramic capacitor or a capacitor of better 4. AC characteristics. The bypass capacitor should be greater than this capacitor.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### • C Pin Connection Diagram



# MB90540G/545G Series

## 3. DC Characteristics

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter            | Symbol     | Pin name  | Condition  | Value          |     |                | Units         | Remarks              |
|----------------------|------------|---|--|----------------|-----|----------------|---------------|----------------------|
|                      |            |   |  | Min            | Typ | Max            |               |                      |
| Input H voltage      | $V_{IHS}$  | CMOS hysteresis input pin                                       | —  | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V             |                      |
|                      | $V_{IH}$   | TTL input pin   | —  | 2.0            | —   | —              | V             |                      |
|                      | $V_{IHM}$  | MD input pin  | —  | $V_{CC} - 0.3$ | —   | $V_{CC} + 0.3$ | V             |                      |
| Input L voltage      | $V_{ILS}$  | CMOS hysteresis input pin                                       | —  | $V_{CC} - 0.3$ | —   | $0.2 V_{CC}$   | V             |                      |
|                      | $V_{IL}$   | TTL input pin   | —  | —              | —   | 0.8            | V             |                      |
|                      | $V_{ILM}$  | MD input pin  | —  | $V_{SS} - 0.3$ | —   | $V_{SS} + 0.3$ | V             |                      |
| Output H voltage     | $V_{OH}$   | All output pins   | $V_{CC} = 4.5 \text{ V}$ ,<br>$I_{OH} = -4.0 \text{ mA}$ | $V_{CC} - 0.5$ | —   | —              | V             |                      |
| Output L voltage     | $V_{OL}$   | All output pins   | $V_{CC} = 4.5 \text{ V}$ ,<br>$I_{OL} = 4.0 \text{ mA}$  | —              | —   | 0.4            | V             |                      |
| Input leak current   | $I_{IL}$   | —   | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_{SS} < V_I < V_{CC}$    | -5             | —   | 5              | $\mu\text{A}$ |                      |
| Pull-up resistance   | $R_{UP}$   | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>RST | —  | 25             | 50  | 100            | k $\Omega$    |                      |
| Pull-down resistance | $R_{DOWN}$ | MD2   | —  | 25             | 50  | 100            | k $\Omega$    | Except Flash devices |

(Continued)

# MB90540G/545G Series

(Continued)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter             | Symbol   | Pin name  | Condition   | Value |     |      | Units | Remarks                             |
|-----------------------|--|---|---|-------|-----|------|-------|-------------------------------------|
|                       |  |   |   | Min   | Typ | Max  |       |                                     |
| Power supply current* | I <sub>CC</sub>  | V <sub>CC</sub>   | Internal frequency : 16 MHz,<br>At normal operating                                   | —     | 40  | 55   | mA    |                                     |
|                       |  |   | Internal frequency : 16 MHz,<br>At Flash programming/erasing                          | —     | 50  | 70   | mA    | Flash device                        |
|                       | I <sub>CCS</sub>   |   | Internal frequency : 16 MHz,<br>At sleep mode   | —     | 12  | 20   | mA    |                                     |
|                       | I <sub>CTS</sub>   |   | V <sub>CC</sub> = 5.0 V ± 10%,<br>Internal frequency : 2 MHz,<br>At pseudo timer mode | —     | 300 | 600  | μA    |                                     |
|                       |  |   |   | —     | 600 | 1100 | μA    | MB90F548GL (S) only                 |
|                       |  |   |   | —     | 200 | 400  | μA    | MB90543G(S)/<br>547G(S)/548(S) only |
|                       | I <sub>CCL</sub>   |   | Internal frequency : 8 kHz,<br>At sub operation, T <sub>A</sub> = 25 °C               | —     | 400 | 750  | μA    | MB90F548GL only                     |
|                       |  |   |   | —     | 50  | 100  | μA    | MASK ROM                            |
|                       |  |   |   | —     | 150 | 300  | μA    | Flash device                        |
|                       | I <sub>CCLS</sub>  |   | Internal frequency : 8 kHz,<br>At sub sleep, T <sub>A</sub> = 25 °C                   | —     | 15  | 40   | μA    |                                     |
| I <sub>CCt</sub>      | Internal frequency : 8 kHz,<br>At timer mode, T <sub>A</sub> = 25 °C | —   | 7   | 25    | μA  |      |       |                                     |
| I <sub>CCH1</sub>     | At stop, T <sub>A</sub> = 25 °C                                      | —   | 5   | 20    | μA  |      |       |                                     |
| I <sub>CCH2</sub>     | At hardware standby mode,<br>T <sub>A</sub> = 25 °C                  | —   | 50  | 100   | μA  |      |       |                                     |
| Input capacity        | C <sub>IN</sub>  | Other than<br>AV <sub>CC</sub> , AV <sub>SS</sub> ,<br>AVRH,<br>AVRL, C,<br>V <sub>CC</sub> , V <sub>SS</sub> | —   | 5     | 15  | pF   |       |                                     |

\* : The power supply current testing conditions are when using the external clock.

# MB90540G/545G Series

## 4. AC Characteristics

### (1) Clock Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter             | Symbol          | Pin name | Value |        |      | Units | Remarks  |
|-----------------------|-----------------|----------|-------|--------|------|-------|--|
|                       |                 |          | Min   | Typ    | Max  |       |  |
| Oscillation frequency | f <sub>c</sub>  | X0, X1   | 3     | —      | 16   | MHz   | No multiplier<br>When using an oscillator circuit<br>$V_{CC} = 5.0 \text{ V} \pm 10\%$                   |
|                       |                 |          | 8     | —      | 16   | MHz   | PLL multiplied by 1<br>When using an oscillator circuit<br>$V_{CC} = 5.0 \text{ V} \pm 10\%$             |
|                       |                 |          | 4     | —      | 8    | MHz   | PLL multiplied by 2<br>When using an oscillator circuit<br>$V_{CC} = 5.0 \text{ V} \pm 10\%$             |
|                       |                 |          | 3     | —      | 5.33 | MHz   | PLL multiplied by 3<br>When using an oscillator circuit<br>$V_{CC} = 5.0 \text{ V} \pm 10\%$             |
|                       |                 |          | 3     | —      | 4    | MHz   | PLL multiplied by 4<br>When using an oscillator circuit<br>$V_{CC} = 5.0 \text{ V} \pm 10\%$             |
|                       |                 |          | 3     | —      | 5    | MHz   | When using an oscillator circuit<br>$V_{CC} < 4.5 \text{ V}$ (MB90F548GL(S)/<br>543G(S)/547G(S)/548G(S)) |
|                       |                 |          | 3     | —      | 16   | MHz   | No multiplier<br>When using an external clock  |
|                       |                 |          | 8     | —      | 16   | MHz   | PLL multiplied by 1<br>When using an external clock  |
|                       |                 |          | 4     | —      | 8    | MHz   | PLL multiplied by 2<br>When using an external clock  |
|                       |                 |          | 3     | —      | 5.33 | MHz   | PLL multiplied by 3<br>When using an external clock  |
|                       | f <sub>CL</sub> | X0A, X1A | —     | 32.768 | —    | kHz   |  |

(Continued)

# MB90540G/545G Series

(Continued)


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):  
 $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )


| Parameter                      | Symbol             | Pin name | Value |       |     | Units         | Remarks   |
|--------------------------------|--------------------|----------|-------|-------|-----|---------------|---|
|                                |                    |          | Min   | Typ   | Max |               |   |
| Clock cycle time               | $t_{CYL}$          | X0, X1   | 62.5  | —     | 333 | ns            | No multiplier<br>When using an oscillator circuit<br>$V_{CC} = 5.0\text{ V} \pm 10\%$                   |
|                                |                    |          | 62.5  | —     | 125 | ns            | PLL multiplied by 1<br>When using an oscillator circuit<br>$V_{CC} = 5.0\text{ V} \pm 10\%$             |
|                                |                    |          | 125   | —     | 250 | ns            | PLL multiplied by 2<br>When using an oscillator circuit<br>$V_{CC} = 5.0\text{ V} \pm 10\%$             |
|                                |                    |          | 187.5 | —     | 333 | ns            | PLL multiplied by 3<br>When using an oscillator circuit<br>$V_{CC} = 5.0\text{ V} \pm 10\%$             |
|                                |                    |          | 250   | —     | 333 | ns            | PLL multiplied by 4<br>When using an oscillator circuit<br>$V_{CC} = 5.0\text{ V} \pm 10\%$             |
|                                |                    |          | 200   | —     | 333 | ns            | When using an oscillator circuit<br>$V_{CC} < 4.5\text{ V}$ (MB90F548GL(S)/<br>543G(S)/547G(S)/548G(S)) |
|                                |                    |          | 62.5  | —     | 333 | ns            | No multiplier<br>When using an external clock   |
|                                |                    |          | 62.5  | —     | 125 | ns            | PLL multiplied by 1<br>When using an external clock   |
|                                |                    |          | 125   | —     | 250 | ns            | PLL multiplied by 2<br>When using an external clock   |
|                                |                    |          | 187.5 | —     | 333 | ns            | PLL multiplied by 3<br>When using an external clock   |
|                                | $t_{LCYL}$         | X0A, X1A | —     | 30.5  | —   | $\mu\text{s}$ |   |
| Input clock pulse width        | $P_{WH}, P_{WL}$   | X0       | 10    | —     | —   | ns            | Duty ratio is about 30% to 70%.   |
|                                | $P_{WLH}, P_{WLL}$ | X0A      | —     | 15.2  | —   | $\mu\text{s}$ |   |
| Input clock rise and fall time | $t_{CR}, t_{CF}$   | X0       | —     | —     | 5   | ns            | When using an external clock  |
| Machine clock frequency        | $f_{CP}$           | —        | 1.5   | —     | 16  | MHz           | When using main clock   |
|                                | $f_{LCP}$          | —        | —     | 8.192 | —   | kHz           | When using sub-clock  |
| Machine clock cycle time       | $t_{CP}$           | —        | 62.5  | —     | 666 | ns            | When using main clock   |
|                                | $t_{LCP}$          | —        | —     | 122.1 | —   | $\mu\text{s}$ | When using sub-clock  |

# MB90540G/545G Series


## • Clock Timing



## • Guaranteed PLL operation range




• External clock frequency and Machine clock frequency




AC characteristics are set to the measured reference voltage values below.

• Input signal waveform

**Hysteresis Input Pin**




**TTL Input Pin**



• Output signal waveform

**Output Pin**



# MB90540G/545G Series


## (2) Clock Output Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter                                     | Symbol     | Pin name | Condition                      | Value |     | Units | Remarks |
|---|------------|----------|--------------------------------|-------|-----|-------|---------|
|   |            |          |                                | Min   | Max |       |         |
| Cycle time                                    | $t_{CYC}$  | CLK      | $V_{CC} = 5\text{ V} \pm 10\%$ | 62.5  | —   | ns    |         |
| CLK $\uparrow$ $\rightarrow$ CLK $\downarrow$ | $t_{CHCL}$ |          |                                | 20    | —   | ns    |         |



## (3) Reset and Hardware Standby Input Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )


| Parameter                   | Symbol     | Pin name         | Value                                       |     | Units         | Remarks  |
|-----------------------------|------------|------------------|---|-----|---------------|--|
|                             |            |                  | Min   | Max |               |  |
| Reset input time            | $t_{RSTL}$ | $\overline{RST}$ | $4 t_{CP}$                                  | —   | ns            | Under normal operation   |
|                             |            |                  | Oscillation time of oscillator + $4 t_{CP}$ | —   | ms            | In stop mode   |
|                             |            |                  | 100   | —   | $\mu\text{s}$ | In pseudo timer mode (MB90543G (S) /547G (S) / 548G (S) )            |
|                             |            |                  | $4 t_{CP}$                                  | —   | ns            | In pseudo timer mode (Other than MB90543G (S) / 547G (S) /548G (S) ) |
|                             |            |                  | $2 t_{LCP}$                                 | —   | $\mu\text{s}$ | In sub-clock mode, sub-sleep mode, timer mode                        |
| Hardware standby input time | $t_{HSTL}$ | $\overline{HST}$ | $4 t_{CP}$                                  | —   | ns            | Under normal operation   |

Note : " $t_{cp}$ " represents one cycle time of the machine clock.


Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of  $\mu\text{s}$  to several ms. In the external clock, the oscillation time is 0 ns.

Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

- In under normal operation, pseudo timer mode, sub-clock mode, sub-sleep mode, timer mode



- In stop mode



# MB90540G/545G Series

## (4) Power On Reset

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):


$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter          | Symbol    | Pin name | Condition | Value |     | Units | Remarks                     |
|--------------------|-----------|----------|-----------|-------|-----|-------|-----------------------------|
|                    |           |          |           | Min   | Max |       |                             |
| Power on rise time | $t_R$     | $V_{CC}$ | —         | 0.05  | 30  | ms    | *                           |
| Power off time     | $t_{OFF}$ | $V_{CC}$ |           | 50    | —   | ms    | Waiting time until power-on |

\* :  $V_{CC}$  must be kept lower than 0.2 V before power-on.

Note : • The above values are used for creating a power-on reset.

- Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.



Sudden changes in the power supply voltage may cause a power-on reset.

To change the power supply voltage while the device is in operation, it is recommended to raise the voltage smoothly to suppress fluctuations as shown below.

In this case, change the supply voltage with the PLL clock not used. If the voltage drop is 1 V or fewer per second, however, you can use the PLL clock.



# MB90540G/545G Series

## (5) Bus Timing (Read)

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter                              | Symbol     | Pin name                                  | Condition | Value             |                   | Units | Remarks |
|--|------------|---|-----------|-------------------|-------------------|-------|---------|
|  |            |   |           | Min               | Max               |       |         |
| ALE pulse width                        | $t_{LHLL}$ | ALE                                       | —         | $t_{CP}/2 - 20$   | —                 | ns    |         |
| Valid address → ALE↓ time              | $t_{AVLL}$ | ALE, A16 to A23, AD00 to AD15             |           | $t_{CP}/2 - 20$   | —                 | ns    |         |
| ALE↓ → Address valid time              | $t_{LLAX}$ | ALE, AD00 to AD15                         |           | $t_{CP}/2 - 15$   | —                 | ns    |         |
| Valid address → $\overline{RD}$ ↓ time | $t_{AVRL}$ | A16 to A23, AD00 to AD15, $\overline{RD}$ |           | $t_{CP} - 15$     | —                 | ns    |         |
| Valid address → Valid data input       | $t_{AVDV}$ | A16 to A23, AD00 to AD15                  |           | —                 | $5 t_{CP}/2 - 60$ | ns    |         |
| $\overline{RD}$ pulse width            | $t_{RLRH}$ | $\overline{RD}$                           |           | $3 t_{CP}/2 - 20$ | —                 | ns    |         |
| $\overline{RD}$ ↓ → Valid data input   | $t_{RLDV}$ | $\overline{RD}$ , AD00 to AD15            |           | —                 | $3 t_{CP}/2 - 60$ | ns    |         |
| $\overline{RD}$ ↑ → Data hold time     | $t_{RHDX}$ | $\overline{RD}$ , AD00 to AD15            |           | 0                 | —                 | ns    |         |
| $\overline{RD}$ ↑ → ALE↑ time          | $t_{RHLH}$ | $\overline{RD}$ , ALE                     |           | $t_{CP}/2 - 15$   | —                 | ns    |         |
| $\overline{RD}$ ↑ → Address valid time | $t_{RHAX}$ | $\overline{RD}$ , A16 to A23              |           | $t_{CP}/2 - 10$   | —                 | ns    |         |
| Valid address → CLK↑ time              | $t_{AVCH}$ | A16 to A23, AD00 to AD15, CLK             |           | $t_{CP}/2 - 20$   | —                 | ns    |         |
| $\overline{RD}$ ↓ → CLK↑ time          | $t_{RLCH}$ | $\overline{RD}$ , CLK                     |           | $t_{CP}/2 - 20$   | —                 | ns    |         |
| ALE↓ → $\overline{RD}$ ↓ time          | $t_{LLRL}$ | ALE, $\overline{RD}$                      |           | $t_{CP}/2 - 15$   | —                 | ns    |         |

# MB90540G/545G Series

## • Bus Timing (Read)



# MB90540G/545G Series

## (6) Bus Timing (Write)


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

| Parameter  | Symbol     | Pin name                                       | Condition | Value             |     | Units | Remarks |
|--|------------|--|-----------|-------------------|-----|-------|---------|
|  |            |  |           | Min               | Max |       |         |
| Valid address $\rightarrow \overline{WR}\downarrow$ time   | $t_{AVWL}$ | A16 to A23<br>AD00 to AD15,<br>$\overline{WR}$ | —         | $t_{CP} - 15$     | —   | ns    |         |
| $\overline{WR}$ pulse width                                | $t_{WLWH}$ | $\overline{WR}$                                |           | $3 t_{CP}/2 - 20$ | —   | ns    |         |
| Valid data output $\rightarrow \overline{WR}\uparrow$ time | $t_{DVWH}$ | AD00 to AD15,<br>$\overline{WR}$               |           | $3 t_{CP}/2 - 20$ | —   | ns    |         |
| $\overline{WR}\uparrow \rightarrow$ Data hold time         | $t_{WHDX}$ | AD00 to AD15,<br>$\overline{WR}$               |           | 20                | —   | ns    |         |
| $\overline{WR}\uparrow \rightarrow$ Address valid time     | $t_{WHAX}$ | A16 to A23,<br>$\overline{WR}$                 |           | $t_{CP}/2 - 10$   | —   | ns    |         |
| $\overline{WR}\uparrow \rightarrow$ ALE $\uparrow$ time    | $t_{WHLH}$ | $\overline{WR}$ , ALE                          |           | $t_{CP}/2 - 15$   | —   | ns    |         |
| $\overline{WR}\uparrow \rightarrow$ CLK $\uparrow$ time    | $t_{WLCH}$ | $\overline{WR}$ , CLK                          |           | $t_{CP}/2 - 20$   | —   | ns    |         |

### • Bus Timing (Write)



# MB90540G/545G Series

## (7) Ready Input Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter      | Symbol     | Pin name | Condition | Value |     | Units | Remarks |
|----------------|------------|----------|-----------|-------|-----|-------|---------|
|                |            |          |           | Min   | Max |       |         |
| RDY setup time | $t_{RYHS}$ | RDY      | —         | 45    | —   | ns    |         |
| RDY hold time  | $t_{RYHH}$ | RDY      | —         | 0     | —   | ns    |         |

Note : If the RDY setup time is insufficient, use the auto-ready function.



# MB90540G/545G Series

## (8) Hold Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )


(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter   | Symbol     | Pin name                | Condition | Value    |            | Units | Remarks |
|---|------------|-------------------------|-----------|----------|------------|-------|---------|
|   |            |                         |           | Min      | Max        |       |         |
| Pin floating $\rightarrow \overline{\text{HAK}}\downarrow$ time   | $t_{XHAL}$ | $\overline{\text{HAK}}$ | —         | 30       | $t_{CP}$   | ns    |         |
| $\overline{\text{HAK}}\uparrow$ time $\rightarrow$ Pin valid time | $t_{HAHV}$ | $\overline{\text{HAK}}$ |           | $t_{CP}$ | $2 t_{CP}$ | ns    |         |

Note : There is more than 1 cycle from the time HRQ is read to the time the  $\overline{\text{HAK}}$  is changed.

### • Hold Timing



## (9) UART0/1, Serial I/O Timing

(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter  | Symbol     | Pin name                   | Condition  | Value      |     | Units | Remarks |
|--|------------|----------------------------|--|------------|-----|-------|---------|
|  |            |                            |  | Min        | Max |       |         |
| Serial clock cycle time                          | $t_{SCYC}$ | SCK0 to SCK2               | Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ . | $8 t_{CP}$ | —   | ns    |         |
| SCK $\downarrow$ $\rightarrow$ SOT delay time    | $t_{SLOV}$ | SCK0 to SCK2, SOT0 to SOT2 |  | -80        | 80  | ns    |         |
| Valid SIN $\rightarrow$ SCK $\uparrow$           | $t_{IVSH}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 100        | —   | ns    |         |
| SCK $\uparrow$ $\rightarrow$ Valid SIN hold time | $t_{SHIX}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns    |         |
| Serial clock "H" pulse width                     | $t_{SHSL}$ | SCK0 to SCK2               | External clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ . | $4 t_{CP}$ | —   | ns    |         |
| Serial clock "L" pulse width                     | $t_{LSLH}$ | SCK0 to SCK2               |  | $4 t_{CP}$ | —   | ns    |         |
| SCK $\downarrow$ $\rightarrow$ SOT delay time    | $t_{SLOV}$ | SCK0 to SCK2, SOT0 to SOT2 |  | —          | 150 | ns    |         |
| Valid SIN $\rightarrow$ SCK $\uparrow$           | $t_{IVSH}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns    |         |
| SCK $\uparrow$ $\rightarrow$ Valid SIN hold time | $t_{SHIX}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns    |         |


Note : • AC characteristic in CLK synchronized mode.

•  $C_L$  is load capacity value of pins when testing.


• For  $t_{CP}$  (Machine clock cycle time), refer to "(1) Clock Timing".

# MB90540G/545G Series

## • Internal Shift Clock Mode



## • External Shift Clock Mode



# MB90540G/545G Series

## (10) Timer Input Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter         | Symbol     | Pin name   | Condition | Value      |     | Units | Remarks |
|-------------------|------------|------------|-----------|------------|-----|-------|---------|
|                   |            |            |           | Min        | Max |       |         |
| Input pulse width | $t_{TIWH}$ | TIN0, TIN1 | —         | 4 $t_{CP}$ | —   | ns    |         |
|                   | $t_{TIWL}$ | IN0 to IN7 |           |            |     |       |         |

### • Timer Input Timing



## (11) Timer Output Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter   | Symbol   | Pin name                 | Condition | Value |     | Units | Remarks |
|---|----------|--------------------------|-----------|-------|-----|-------|---------|
|   |          |                          |           | Min   | Max |       |         |
| CLK $\uparrow$ $\rightarrow$ T <sub>OUT</sub> change time | $t_{TO}$ | TOT0, TOT1, PPG0 to PPG3 | —         | 30    | —   | ns    |         |

### • Timer Output Timing



# MB90540G/545G Series

## (12) Trigger Input Timing


(MB90543G(S)/547G(S)/548G(S)/F548GL(S):  $V_{CC} = 3.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):

$V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter         | Symbol     | Pin name              | Condition | Value      |     | Units         | Remarks                |
|-------------------|------------|-----------------------|-----------|------------|-----|---------------|------------------------|
|                   |            |                       |           | Min        | Max |               |                        |
| Input pulse width | $t_{TRGH}$ | INT0 to INT7,<br>ADTG | —         | $5 t_{CP}$ | —   | ns            | Under normal operation |
|                   | $t_{TRGL}$ |                       |           | 1          | —   | $\mu\text{s}$ | In stop mode           |

### • Trigger Input Timing



# MB90540G/545G Series

## 5. A/D Converter

### • Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $3.0 V \leq AVRH - AVRL$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter                        | Symbol    | Pin name   | Value               |                     |                     | Units         | Remarks                            |
|----------------------------------|-----------|------------|---------------------|---------------------|---------------------|---------------|------------------------------------|
|                                  |           |            | Min                 | Typ                 | Max                 |               |                                    |
| Resolution                       | —         | —          | —                   | —                   | 10                  | bit           |                                    |
| Conversion error                 | —         | —          | —                   | —                   | $\pm 5.0$           | LSB           |                                    |
| Nonlinearity error               | —         | —          | —                   | —                   | $\pm 2.5$           | LSB           |                                    |
| Differential nonlinearity error  | —         | —          | —                   | —                   | $\pm 1.9$           | LSB           |                                    |
| Zero transition voltage          | $V_{OT}$  | AN0 to AN7 | $AVRL - 3.5$<br>LSB | $AVRL + 0.5$<br>LSB | $AVRL + 4.5$<br>LSB | V             |                                    |
| Full scale transition voltage    | $V_{FST}$ | AN0 to AN7 | $AVRH - 6.5$<br>LSB | $AVRH - 1.5$<br>LSB | $AVRH + 1.5$<br>LSB | V             |                                    |
| Compare time                     | —         | —          | 352 $t_{CP}$        | —                   | —                   | ns            | Internal frequency : 16 MHz        |
| Sampling time                    | —         | —          | 64 $t_{CP}$         | —                   | —                   | ns            | Internal frequency : 16 MHz        |
| Analog port input current        | $I_{AIN}$ | AN0 to AN7 | -1                  | —                   | 1                   | $\mu\text{A}$ | $V_{CC} = AV_{CC} = 5.0 V \pm 1\%$ |
| Analog input voltage range       | $V_{AIN}$ | AN0 to AN7 | AVRL                | —                   | AVRH                | V             |                                    |
| Reference voltage range          | —         | AVRH       | $AVRL + 2.7$        | —                   | $AV_{CC}$           | V             |                                    |
|                                  | —         | AVRL       | 0                   | —                   | $AVRH - 2.7$        | V             |                                    |
| Power supply current             | $I_A$     | $AV_{CC}$  | —                   | 5                   | —                   | mA            |                                    |
|                                  | $I_{AH}$  | $AV_{CC}$  | —                   | —                   | 5                   | $\mu\text{A}$ | *                                  |
| Reference voltage supply current | $I_R$     | AVRH       | —                   | 400                 | 600                 | $\mu\text{A}$ | Flash device                       |
|                                  |           |            | —                   | 140                 | 260                 | $\mu\text{A}$ | MASK ROM                           |
|                                  | $I_{RH}$  | AVRH       | —                   | —                   | 5                   | $\mu\text{A}$ | *                                  |
| Offset between input channels    | —         | AN0 to AN7 | —                   | —                   | 4                   | LSB           |                                    |

\* : When not using an A/D converter, this is the current ( $V_{CC} = AV_{CC} = AVRH = 5.0 V$ ) when the CPU is stopped.

Note: The functionality of the A/D converter is only guaranteed for  $V_{CC} = 5.0 V \pm 10\%$  (also for MB90543G(S)/547G(S)/548G(S)/F548G(S)/F548GL(S)).

# MB90540G/545G Series


## • A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point (“00 0000 0000” ↔ “00 0000 0001”) with the full-scale transition point (“11 1111 1110” ↔ “11 1111 1111”) from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{AVRH - AVRL}{1024} \text{ [V]}$$

$$V_{OT} (\text{Theoretical value}) = AVRL + 0.5 \text{ LSB [V]}$$


$$V_{FST} (\text{Theoretical value}) = AVRH - 1.5 \text{ LSB [V]}$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$V_{NT}$  : Voltage at a transition of digital output from (N - 1) to N

(Continued)

(Continued)



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

$V_{OT}$  : Voltage at transition of digital output from “000<sub>H</sub>” to “001<sub>H</sub>”


$V_{FST}$  : Voltage at transition of digital output from “3FE<sub>H</sub>” to “3FF<sub>H</sub>”

### • Notes on Using A/D Converter

- Select the output impedance value for the external circuit of analog input according to the following conditions, :
- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
  - When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

Note : When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @ machine clock of 16 MHz) .

### • Equipment of analog input circuit model



### • Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.


# MB90540G/545G Series

## 6. Flash Memory Program/Erase Characteristics


| Parameter                               | Condition   | Value  |     |     | Units | Remarks                                  |  |
|---|---|--------|-----|-----|-------|--|--|
|   |   | Min    | Typ | Max |       |  |  |
| Sector erase time                       | T <sub>A</sub> = + 25 °C<br>V <sub>CC</sub> = 5.0 V | —      | 1   | 15  | s     | Excludes 00H programming prior erasure   |  |
| Chip erase time                         |   | —      | 5   | —   | s     | MB90F543G (S) /<br>F548G (S) /F548GL (S) | Excludes 00H<br>programming<br>prior erasure |
|   |   | —      | 7   | —   | s     | MB90F549G (S) /<br>F546G (S)             |  |
| Word (16 bit width)<br>programming time |   | —      | —   | 16  | 3,600 | μs                                       | Excludes system-level overhead               |
| Erase/Program cycle                     | —   | 10,000 | —   | —   | cycle |  |  |

## EXAMPLE CHARACTERISTICS


- "H" level output voltage



- "L" level output voltage







- "H" level input voltage/ "L" level input voltage  
(Hysteresis input)







# MB90540G/545G Series

- Power supply current (MB90549G)







# MB90540G/545G Series







# MB90540G/545G Series

- Power supply current (MB90F549G)



# MB90540G/545G Series




# MB90540G/545G Series


## ■ ORDERING INFORMATION

| Part number   | Package                                | Remarks |
|---|--|---------|
| MB90F543GPF<br>MB90F543GSPPF<br>MB90F546GPF<br>MB90F546GSPPF<br>MB90F548GPF<br>MB90F548GSPPF<br>MB90F548GLPF<br>MB90F548GLSPPF<br>MB90F549GPF<br>MB90F549GSPPF<br>MB90543GPF<br>MB90543GSPPF<br>MB90547GPF<br>MB90547GSPPF<br>MB90548GPF<br>MB90548GSPPF<br>MB90549GPF<br>MB90549GSPPF          | 100-pin Plastic QFP<br>(FPT-100P-M06)  |         |
| MB90F543GPMC<br>MB90F543GSPMC<br>MB90F546GPMC<br>MB90F546GSPMC<br>MB90F548GPMC<br>MB90F548GSPMC<br>MB90F548GLPMC<br>MB90F548GLSPMC<br>MB90F549GPMC<br>MB90F549GSPMC<br>MB90543GPMC<br>MB90543GSPMC<br>MB90547GPMC<br>MB90547GSPMC<br>MB90548GPMC<br>MB90548GSPMC<br>MB90549GPMC<br>MB90549GSPMC | 100-pin Plastic LQFP<br>(FPT-100P-M20) |         |

# MB90540G/545G Series

## PACKAGE DIMENSIONS

|  |                                 |                     |
|--|---------------------------------|---------------------|
|  <p>100-pin plastic QFP</p> <p>(FPT-100P-M06)</p> | Lead pitch                      | 0.65 mm             |
|  | Package width<br>package length | 14.00 20.00 mm      |
|  | Lead shape                      | Gullwing            |
|  | Sealing method                  | Plastic mold        |
|  | Mounting height                 | 3.35 mm MAX         |
|  | Code<br>(Reference)             | P-QFP100-14 20-0.65 |
|  |                                 |                     |



Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)



## ■ MAIN CHANGES IN THIS EDITION

| Page     | Section   | Change Results   |
|----------|---|--|
| 5        | ■ PRODUCT LINEUP  | Changed the name in peripheral resource.<br>16-bit I/O Timer → 16-bit Free-run Timer   |
| 14 to 16 | ■ I/O CIRCUIT TYPE  | Changed the name of input typ.<br>Hysteresis → CMOS Hysteresis<br>HYS → CMOS Hysteresis  |
| 21       | ■ BLOCK DIAGRAM   | Changed the arrow direction of SOT1 signal at UART1(SCI).<br>“← →” (input/output) → “←” (output)   |
| 28       | ■ I/O MAP   | Changed the text of “Note”.  |
| 35       | ■ INTERRUPT MAP   | Changed the name of peripheral resource of the pin number:<br>#19.<br>I/O Timer → 16-bit Free-run Timer  |
| 39       | ■ ELECTRICAL CHARACTERISTICS<br>2. Recommended Conditions | Changed the remarks of “parameter: Power supply voltage”.  |
| 40       | 3. DC Characteristics                                     | Changed the maximum value of symbol : VILM of parameter:<br>Input voltage.<br>$V_{CC} + 0.3 \rightarrow V_{SS} + 0.3$  |
|          |   | Added the following remarks for parameter : Pull-down<br>resistance.<br>Except Flash device  |
| 42, 43   | 4. AC Characteristics<br>(1) Clock Timing                 | Added the value when using an external clock in Oscillation<br>frequency and Clock cycle time on (1) Clock Timing for<br>parameter.                                    |
| 44       |   | Added the item of A/D converter operation range in figure of “•<br>Guaranteed PLL operation range”   |
| 46       | (3) Reset and Hardware Standby Input<br>Timing            | Changed the following item.<br>(3) Reset and Hardware Standby Input Timing Remarks:<br>In sub-clock mode, sub-sleep mode, timer mode<br>$2t_{CP} \rightarrow 2t_{LCP}$ |
| 48       | (4) Power On Reset  | Changed as follows;<br>Due to repetitive operation → Waiting time until power-on   |
| 57       | 5. A/D Converter  | Changed the unit of Zero transition voltage and Full scale<br>transition voltage.<br>mV → V  |
| 66       | ■ ORDERING INFORMATION                                    | Added the MB90F548GLPMC in Part Numbers.   |

The vertical lines marked in the left side of the page show the changes.

**MEMO**

**MEMO**

# MB90540G/545G Series

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,  
Shinjuku-ku, Tokyo 163-0722, Japan  
Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fmal.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.