

# 8-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-8L MB89140 Series

### MB89143A/144A

#### ■ DESCRIPTION

The MB89143A/144A has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, an A/D converter, buzzer output, high voltage driver, watch prescaler, and an external interrupt. The MB89143A/144A is applicable to a wide range of applications from welfare products to industrial equipment.

\*: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### ■ FEATURES

- Minimum execution time: 0.50  $\mu$ s/8.0-MHz oscillation
- Interrupt processing time: 4.50  $\mu$ s/8.0-MHz oscillation
- F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions  
16-bit arithmetic operations  
Test and branch instructions  
Bit manipulation instructions, etc.

- Dual-clock control system
- High-voltage ports: 24 channel

(Continued)

For the information for microcontroller supports, see the following web site.

<http://edevic.fujitsu.com/micom/en-support/>

# MB89140 Series

*(Continued)*

- Two types of timers
  - 8/16-bit timer/counter (also usable as two 8-bit timers)
  - 21-bit time-base timer
- One 8-bit serial interface
  - Switchable transfer direction allows communication with various equipment.
- 8-bit A/D converter: 8 channels
  - Successive approximation type
- External interrupt: 2 channels
  - Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge/falling edge/both edges selectability)
  - 0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)
- Low-power consumption modes
  - Subclock mode (The main clock stops, and the device operates at the subclock.)
  - Watch mode (Only the watch prescaler is operating.)
  - Stop mode (Oscillation stops to minimize the current consumption.)
  - Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
- Watch prescaler
- Buzzer output
- Watchdog reset, reset output, and power-on reset functions



# MB89140 Series

(Continued)

Part number Parameter	MB89143A	MB89144A	MB89P147	MB89PV140
Watchdog reset	Internal reset in 524 ms to 1049 ms (at 8 MHz oscillation) when the program runaway occurs			
8-bit PWM timer	None		8-bit timer operation/8-bit resolution PWM operation	
12-bit MPG timer	None		12-bit resolution PWM operation/reload timer operation/PPG operation	
Standby mode	Sleep mode, stop mode, and watch mode			
Process	CMOS			
Package	DIP-64P-M01			MDP-64C-P02
EPROM for use				MBM27C256A-20
Operating voltage*	4.0 V to 6.0 V		2.7 V to 6.0 V	

\* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS".)

## ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89143A MB89144A	MB89P147	MB89PV140
DIP-64P-M01	○	○	×
MDP-64C-P02	×	×	○

○ : Available    × : Not available

Note: For more information about each package, see section "■ PACKAGE DIMENSION".

## ■ DIFFERENCES AMONG PRODUCTS

### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89143A/144A, the upper half of the register bank cannot be used.
- The stack area etc. are set at the upper limit of the RAM.

### 2. Functions

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following point:

- The A/D converter in the MB89143A/144A is an 8-bit resolution type. The MB89143A/144A contains neither the 8-bit PWM timer nor the 12-bit MPG timer.

### 3. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section “■ ELECTRICAL CHARACTERISTICS”.)

### 4. Mask Options


Functions that can be selected as options and how to designate these options vary by the product. Before using options check section “■ MASK OPTIONS”.

Take particular care on the following point:

- A pull-up resistor option is not provided for the MB89PV140.

# MB89140 Series

## ■ PIN ASSIGNMENT (MB89143A/4A only)



## ■ PIN DESCRIPTION (MB89143A/4A only)

Pin no. SDIP*	Pin name	Circuit type	Function
30	X0	A	Main clock oscillator pins Use a crystal oscillator.
31	X1		
29	MODA	B	Operating mode selection pin Connect directly to V <sub>SS</sub> in normal operation.
28	$\overline{\text{RST}}$	C	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.
54 to 61	P07/AN7 to P00/AN0	F	General-purpose I/O ports These ports are a hysteresis input type. Also serve as an analog input.
46	P17/ADST	H	General-purpose I/O port This port is a hysteresis input type. Also serves as an A/D converter external activation.
47 to 53	P16 to P10	H	General-purpose I/O ports These ports are a hysteresis input type.
34, 33	P70/X0A, P71/X1A	J	Selectable either general-purpose input ports or the subclock oscillator pins by the mask option. These ports are a hysteresis input type when used as general-purpose input ports.
27, 35 to 37	P23 to P20	D	General-purpose output ports
38, 39	P37, P36	H	General-purpose I/O ports These ports are a hysteresis input type.
40	P35/EC		General-purpose I/O port This port is a hysteresis input type. Also serves as the external clock input for the 8/16-bit timer/counter.
41	P34/SI		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data input for the 8-bit serial interface.
42	P33/SO		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data output for the 8-bit serial interface.
43	P32/SCK		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial transfer clock for the 8-bit serial interface.

\* : DIP-64P-M01

(Continued)

# MB89140 Series

(Continued)

Pin no.	Pin name	Circuit type	Function
SDIP*			
44	P31/INT1	E	General-purpose I/O port This port is an N-ch open-drain output and hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.
45	P30/INT0	I	General-purpose I/O port This port is a hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.
1	BZ	G	Buzzer output-only pin P-ch high-voltage open-drain output port
19 to 26, 11 to 18, 2 to 9	P47 to P40, P57 to P50, P67 to P60	G	P-ch high-voltage open-drain output port
10	N.C.	—	Be sure to leave them open.
64	V <sub>CC</sub>	—	Power supply pin Also serves as an A/D converter power supply.
32	V <sub>SS</sub>	—	Power supply (GND) pin
63	AVR	—	A/D converter reference voltage input pin
62	AV <sub>SS</sub>	—	A/D converter power supply pin Use this pin at the same voltage as V <sub>SS</sub> .

\* : DIP-64P-M01





## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Standby control signal</p>	<ul style="list-style-type: none"> <li>At an oscillation feedback resistor of approximately 1 M<math>\Omega</math>/5.0 V</li> </ul>
B	<p>Hysteresis input</p>	<ul style="list-style-type: none"> <li>CMOS input</li> </ul>
C	<p>Hysteresis input</p>	<ul style="list-style-type: none"> <li>At an output pull-up resistor (P-ch) of approximately 50 k<math>\Omega</math>/5.0 V</li> <li>CMOS hysteresis input</li> </ul>
D	<p>P-ch N-ch</p>	<ul style="list-style-type: none"> <li>CMOS output</li> </ul>
E	<p>N-ch Port Hysteresis input Interrupt input With noise canceller</p>	<ul style="list-style-type: none"> <li>N-ch open-drain output</li> <li>CMOS hysteresis input</li> <li>The interrupt input is with a noise canceller.</li> </ul>
F	<p>P-ch N-ch Port Hysteresis input Analog input</p>	<ul style="list-style-type: none"> <li>CMOS output</li> <li>CMOS hysteresis input</li> </ul>

(Continued)

# MB89140 Series

(Continued)

Type	Circuit	Remarks
G		<ul style="list-style-type: none"> <li>• P-ch high-voltage open-drain output</li> </ul>
H		<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS hysteresis input</li> <li>• Pull-up resistor optional (Only for P14 to P17 and P32 to P37)</li> </ul>
I		<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS hysteresis input</li> <li>• The interrupt input is with a noise canceller.</li> </ul>
J		<ul style="list-style-type: none"> <li>• The oscillation feedback resistor is not provided.</li> <li>• CMOS hysteresis input when subclock is not used</li> </ul>

## ■ HANDLING DEVICES

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” in section “■ ELECTRICAL CHARACTERISTICS” is applied between  $V_{CC}$  and  $V_{SS}$ . (However, up to 7.0 V can be applied to P31/INT1 pin, regardless of  $V_{CC}$ .)

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVR) and analog input from exceeding the digital power supply ( $V_{CC}$ ) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be  $AV_{SS} = AVR = V_{SS}$  even if the A/D and D/A converters are not in use.

### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 5. Power Supply Voltage Fluctuations


Although  $V_{CC}$  power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{CC}$  value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.

# MB89140 Series


## ■ BLOCK DIAGRAM (MB89143A/144A only)



## ■ CPU CORE

### 1. Memory Space

The microcontrollers of the MB89143A/144A offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89143A/144A is structured as illustrated below.




# MB89140 Series


## 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

- Program counter (PC): A 16-bit register for indicating instruction storage positions
- Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator. When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Index register (IX): A 16-bit register for index modification
- Extra pointer (EP): A 16-bit pointer for indicating a memory address
- Stack pointer (SP): A 16-bit register for indicating a stack area
- Program status (PS): A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

**H-flag:** Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

**I-flag:** Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

**IL1, 0:** Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High ↑ ↓ Low = no interrupt
0	1		
1	0	2	
1	1	3	

**N-flag:** Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

**Z-flag:** Set to 1 when an arithmetic operation results in 0. Cleared otherwise.

**V-flag:** Set to 1 if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

**C-flag:** Set to 1 when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise.


Set to the shift-out value in the case of a shift instruction.

# MB89140 Series

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89143A/144A. The bank currently in use is indicated by the register bank pointer (RP).



## ■ I/O MAP

Address	Read/write	Register name	Register description
00 <sub>H</sub>	(R/W)	PDR0	Port 0 data register
01 <sub>H</sub>	(W)	DDR0	Port 0 data direction register
02 <sub>H</sub>	(R/W)	PDR1	Port 1 data register
03 <sub>H</sub>	(W)	DDR1	Port 1 data direction register
04 <sub>H</sub>	(R/W)	PDR2	Port 2 data register
05 <sub>H</sub> , 06 <sub>H</sub>			Vacancy
07 <sub>H</sub>	(R/W)	SYCC	System clock control register
08 <sub>H</sub>	(R/W)	STBC	Standby control register
09 <sub>H</sub>	(R/W)	WDTE	Watchdog timer control register
0A <sub>H</sub>	(R/W)	TBCR	Time-base timer control register
0B <sub>H</sub>	(R/W)	WPCR	Watch prescaler control register
0C <sub>H</sub>	(R/W)	PDR3	Port 3 data register
0D <sub>H</sub>	(W)	DDR3	Port 3 data direction register
0E <sub>H</sub>	(R/W)	BUZR	Buzzer register
0F <sub>H</sub>	(R/W)	EIC	External interrupt control register
10 <sub>H</sub>	(R/W)	PDR4	Port 4 data register
11 <sub>H</sub>	(R/W)	PDR5	Port 5 data register
12 <sub>H</sub>	(R/W)	PDR6	Port 6 data register
13 <sub>H</sub>	(R)	PDR7	Port 7 data register
14 <sub>H</sub> to 17 <sub>H</sub>			Vacancy
18 <sub>H</sub>	(R/W)	T3CR	Timer 3 control register
19 <sub>H</sub>	(R/W)	T2CR	Timer 2 control register
1A <sub>H</sub>	(R/W)	T3DR	Timer 3 data register
1B <sub>H</sub>	(R/W)	T2DR	Timer 2 data register
1C <sub>H</sub>	(R/W)	SMR	Serial mode register
1D <sub>H</sub>	(R/W)	SDR	Serial data register
1E <sub>H</sub>	(R/W)	ADC1	A/D converter control register 1
1F <sub>H</sub>	(R/W)	ADC2	A/D converter control register 2
20 <sub>H</sub>	(R/W)	ADDH	A/D data register (H)
21 <sub>H</sub>	(R/W)	ADDL	A/D data register (L)
22 <sub>H</sub>	(W)	PCR0	Port input control register 0
23 <sub>H</sub>	(W)	PCR1	Port input control register 1
24 <sub>H</sub> to 7B <sub>H</sub>			Vacancy
7C <sub>H</sub>	(W)	ILR1	Interrupt level setting register 1
7D <sub>H</sub>	(W)	ILR2	Interrupt level setting register 2
7E <sub>H</sub>	(W)	ILR3	Interrupt level setting register 3
7F <sub>H</sub>			Vacancy

Note: Do not use vacancies.

# MB89140 Series

## ■ ELECTRICAL CHARACTERISTICS (MB89143A/144A only)

### 1. Absolute Maximum Ratings

( $V_{AVR} = V_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Rating		Unit	Remarks
		Min.	Max.		
Power supply voltage	$V_{CC}$ AVR	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	$AVR \leq V_{CC} + 0.3^{*1}$
Input voltage	$V_{I1}$	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	P00 to P07, P10 to P17, P30, P32 to P37, P70, P71
	$V_{I2}$	$V_{SS} - 0.3$	7	V	P31
	$V_{I3}$	$V_{CC} - 40$	$V_{CC} + 0.3$	V	P40 to P47, P50 to P57, P60 to P67, BZ <sup>*2</sup>
Output voltage	$V_{O1}$	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	P00 to P07, P10 to P17, P20 to P23, P30 to P37
	$V_{O2}$	—	$V_{CC} + 0.3$	V	P40 to P47, P50 to P57, P60 to P67, BZ <sup>*2</sup>
"H" level total maximum output current	$\Sigma I_{OH}$	—	-100	mA	
"H" level total average output current	$\Sigma I_{OHAV}$	—	-75	mA	Average value (operating current $\times$ operation rate)
"H" level maximum output current	$I_{OH}$	—	-12	mA	P00 to P07, P30, P32 to P37, P10 to P17, P20 to P23 Average value (operating current $\times$ operation rate)
"H" level average output current	$I_{OHAV}$	—	-6		
"H" level maximum output current	$I_{OH}$	—	-20	mA	P40 to P47, P50 to P57, P60 to P67, BZ Average value (operating current $\times$ operation rate)
"H" level average output current	$I_{OHAV}$	—	-10		
"L" level total maximum output current	$\Sigma I_{OL}$	—	50	mA	
"L" level total average output current	$\Sigma I_{OLAV}$	—	30	mA	Average value (operating current $\times$ operation rate)
"L" level maximum output current	$I_{OL}$	—	12	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37
"L" level average output current	$I_{OLAV}$	—	6		
Power consumption	$P_D$	—	470	mW	SH-DIP64: DIP-64P-M01
Operating temperature	$T_A$	-40	+85	°C	
Storage temperature	$T_{stg}$	-55	+150	°C	

\*1: Take care so that AVR does not exceed  $V_{CC} + 0.3\text{ V}$ , and does not exceed  $V_{CC}$  when power is turned on.

\*2:  $V_I$  and  $V_O$  must not exceed  $V_{CC} + 0.3\text{ V}$ .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

( $V_{SS} = V_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	$V_{CC}$	4.0*	6.0*	V	Normal operation assurance range* at highest gear speed
		3.5*	6.0*	V	Normal operation assurance range* at highest gear speed
		2.5	6.0	V	When in watch mode or subclock operation mode
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	$V_{CC}$	V	
Operating temperature	$T_A$	-40	+85	°C	

\* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".

**Figure 1 Operating Voltage vs. Main Clock Operating Frequency**




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of  $4/F_{CH}$ .

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# MB89140 Series

## 3. DC Characteristics

(AVR = V<sub>CC</sub> = 5.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level input voltage	V <sub>IHS</sub>	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, $\overline{RST}$ , X1, MODA	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	
"L" level input voltage	V <sub>ILS</sub>	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, $\overline{RST}$ , X1, MODA	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC</sub>	V	
Open-drain output pin application voltage	V <sub>D1</sub>	P31	—	V <sub>SS</sub> - 0.3	—	7.0	V	
"H" level output voltage	V <sub>OH1</sub>	P00 to P07, P10 to P17, P20 to P23, P30 to P37	I <sub>OH</sub> = -2.0 mA	2.4	—	—	V	Except P31
	V <sub>OH2</sub>	P40 to P47, P50 to P57, P60 to P67	I <sub>OH</sub> = -10 mA	3.0	—	—	V	
"L" level output voltage	V <sub>OL1</sub>	P00 to P07, P10 to P17, P20 to P23, P30 to P37	I <sub>OL</sub> = 1.8 mA	—	—	0.4	V	
	V <sub>OL2</sub>	$\overline{RST}$	I <sub>OL</sub> = 4.0 mA	—	—	0.6	V	
Input leakage current	I <sub>LI1</sub>	P00 to P07, P10 to P17, P30 to P37, P70, P71	0 V < V <sub>I</sub> < V <sub>CC</sub>	—	—	±5	μA	Except pins with pull-up resistor
	I <sub>LI2</sub>	P14 to P17, P32 to P37	V <sub>I</sub> = 0.0 V	-200	-100	-50	μA	Only for pins with pull-up resistor
Output leakage current	I <sub>LO1</sub>	P40 to P47, P50 to P57, P60 to P67	V <sub>I</sub> = V <sub>CC</sub> - 35 V	—	—	-10	μA	
Pull-up resistance	R <sub>PULL</sub>	$\overline{RST}$ , P14 to P17, P32 to P37	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	
Power supply current	I <sub>CC1</sub>	V <sub>CC</sub>	F <sub>CH</sub> = 8 MHz, V <sub>CC</sub> = 5.0 V, t <sub>inst</sub> = 0.5 μs, when A/D conversion is stopped	—	9	15	mA	

Note: The power supply current is measured at the external clock.

(Continued)

# MB89140 Series

(Continued)

(AVR = V<sub>CC</sub> = 5.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks	
				Min.	Typ.	Max.			
Power supply current	I <sub>CC2</sub>	V <sub>CC</sub>	F <sub>CH</sub> = 8 MHz, V <sub>CC</sub> = 3.5 V, t <sub>inst</sub> = 8.0 μs, when A/D conversion is stopped	—	1.5	2	mA		
	I <sub>CCS1</sub>		Sleep mode	F <sub>CH</sub> = 8 MHz V <sub>CC</sub> = 5.0 V t <sub>inst</sub> = 0.5 μs	—	3	7	mA	
	I <sub>CCS2</sub>			F <sub>CH</sub> = 8 MHz V <sub>CC</sub> = 3.5 V t <sub>inst</sub> = 8.0 μs	—	1	1.5	mA	
	I <sub>CCL</sub>		F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V Subclock mode	—	50	150	μA		
	I <sub>CCLS</sub>		F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V Subclock mode	—	25	50	μA		
	I <sub>CCT</sub>		F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V • Watch mode • Main clock stop mode at dual-clock system	—	3	15	μA		
	I <sub>CCH</sub>		F <sub>CL</sub> = 32.768 kHz T <sub>A</sub> = +25°C • Subclock stop mode • Main clock stop mode at single-clock system	—	—	10	μA		
	I <sub>CCA</sub>		F <sub>CH</sub> = 8 MHz, V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = +25°C, t <sub>inst</sub> = 0.5 μs, when A/D conversion is activated	—	11.5	19.5	mA	When the gear function is used, the power supply current varies with the measurement point.	
	I <sub>R</sub>	AVR	F <sub>CH</sub> = 8 MHz, T <sub>A</sub> = +25°C, when A/D conversion is activated	—	200	—	μA		
I <sub>RH</sub>	F <sub>CH</sub> = 8 MHz, T <sub>A</sub> = +25°C, when A/D conversion is stopped		—	—	10	μA			
Input capacitance	C <sub>IN</sub>	Other than AV <sub>SS</sub> , AVR, V <sub>CC</sub> , and V <sub>SS</sub>	f = 1 MHz	—	10	—	pF		

Note: The power supply current is measured at the external clock.

# MB89140 Series


## 4. AC Characteristics

### (1) Reset Timing

( $AVR = V_{CC} = 5.0 V \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0 V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	Condition	Value			Unit	Remarks
			Min.	Typ.	Max.		
$\overline{RST}$ "L" pulse width	$t_{ZLZH}$	—	48 $t_{XCYL}$	—	—	ns	
$\overline{RST}$ noise limit width	$t_{ZLNC}$	—	20	40	60	ns	

Note:  $t_{XCYL}$  is the oscillation cycle ( $1/F_{CH}$ ) to input to the X0 pin.




### (2) Power-on Reset

( $AV_{SS} = V_{SS} = 0.0 V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	$t_R$	—	—	50	ms	Power-on reset function only
Power supply cut-off time	$t_{OFF}$	—	1	—	ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time.  
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




## (3) Clock Timing


( $V_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	$F_{CH}$	X0, X1	—	2	—	8	MHz	
	$F_{CL}$	X0A, X1A	—	—	32.768	—	kHz	
Clock cycle time	$t_{XCYL}$	X0, X1	—	125	—	500	ns	
	$t_{LXCYL}$	X0A, X1A	—	—	30.5	—	$\mu\text{s}$	
Input clock pulse width	$P_{WH}$ $P_{WL}$	X0	—	30	—	—	ns	External clock
	$P_{WHL}$ $P_{WLL}$	X0A	—	—	15.2	—	ns	
Input clock rising/ falling time	$t_{CR}$ $t_{CF}$	X0, X0A	—	—	—	10	ns	External clock

### X0 and X1 Timings and Conditions




### Main Clock Conditions




# MB89140 Series

## X0A and X1A Timings and Conditions



## Subclock Conditions



Note: The subclock oscillator feedback resistor is connected externally in dual-clock products.

## (4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle time	$t_{inst}$	$4/F_{CH}$ , $8/F_{CH}$ , $16/F_{CH}$ , $32/F_{CH}$	$\mu s$	$(4/F_{CH}) t_{inst} = 0.5 \mu s$ when operating at $F_{CH} = 8 \text{ MHz}$
		$2/F_{CL}$	$\mu s$	$t_{inst} = 61.036 \mu s$ when operating at $F_{CL} = 32.768 \text{ kHz}$


Note: When operating at 8 MHz, the cycle varies with the set execution time.

## (5) Serial I/O timing

(AVR = V<sub>CC</sub> = 5.0 V ± 10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t <sub>SCYC</sub>	SCK	Internal shift clock mode	2 t <sub>inst</sub> *	—	μs	
SCK ↓ → SO time	t <sub>SLOV</sub>	SCK, SO		-200	200	ns	
Valid SI → SCK ↑	t <sub>IVSH</sub>	SI, SCK		1/2 t <sub>inst</sub> *	—	μs	
SCK ↑ → valid SI hold time	t <sub>SHIX</sub>	SCK, SI		1/2 t <sub>inst</sub> *	—	μs	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK	External shift clock mode	1 t <sub>inst</sub> *	—	μs	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		1 t <sub>inst</sub> *	—	μs	
SCK ↓ → SO time	t <sub>SLOV</sub>	SCK, SO		0	200	ns	
Valid SI → SCK ↑	t <sub>IVSH</sub>	SI, SCK		1/2 t <sub>inst</sub> *	—	μs	
SCK ↑ → valid SI hold time	t <sub>SHIX</sub>	SCK, SI		1/2 t <sub>inst</sub> *	—	μs	

\* : For information on t<sub>inst</sub>, see "(4) Instruction Cycle".




# MB89140 Series

## (6) Peripheral Input Timing

(AVR = V<sub>CC</sub> = 5.0 V ± 10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Peripheral input "H" pulse width 1	t <sub>LIH1</sub>	EC, ADST, INT0, INT1	—	2 t <sub>inst</sub>	—	μs	
Peripheral input "L" pulse width 1	t <sub>HL1</sub>	EC, ADST, INT0, INT1	—	2 t <sub>inst</sub>	—	μs	




## (7) Peripheral Input Noise Limit Width

(AVR = V<sub>CC</sub> = 5.0 V ± 10%, AV<sub>SS</sub> = V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min.	Typ.	Max.		
Peripheral input "H" level noise limit width 1	t <sub>IHNC1</sub>	INT1, INT0	50	100	250	ns	
Peripheral input "L" level noise limit width 1	t <sub>ILNC1</sub>	INT1, INT0	50	100	250	ns	

Note: The minimum values is always canceled, while values over the maximum value are not canceled.



## 5. A/D Converter Electrical Characteristics


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0 \text{ V}$ ,  $F_{CH} = 8 \text{ MHz}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	—	—	—	—	—	8	bit	
Total error	—	—	—	—	—	$\pm 3.0$	LSB	
Linearity error	—	—	—	—	—	$\pm 1.0$	LSB	
Differential linearity error	—	—	—	—	—	$\pm 0.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	—	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	
Full-scale transition voltage	$V_{FST}$	AN0 to AN7	—	$AVR - 3.5 \text{ LSB}$	$AVR - 1.5 \text{ LSB}$	$AVR + 0.5 \text{ LSB}$	V	
Interchannel disparity	—	—	—	—	—	1.0	LSB	
A/D conversion time	—	—	—	—	$44 t_{inst}$	—	$\mu\text{s}$	
Sense mode conversion time	—	—	—	—	$12 t_{inst}$	—	$\mu\text{s}$	
Analog port input current	$I_{AIN}$	AN0 to AN7	$AVR = V_{CC} = 5.0 \text{ V}$	—	—	10	$\mu\text{A}$	
Analog input voltage	—	AN0 to AN7	—	0	—	AVR	V	
Reference voltage	—	AVR	—	4.5	—	$V_{CC}$	V	
Reference-voltage supply current	$I_R$	AVR	$AVR = 5.0 \text{ V}$	—	200	—	$\mu\text{A}$	

- Notes:
- The smaller the  $|AVR - AV_{SS}|$ , the greater the error would become relatively.
  - The output impedance of the external circuit for the analog input must satisfy the following conditions:  
 Output impedance of the external circuit < Approx.  $10 \text{ k}\Omega$   
 If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time =  $22 \mu\text{s}$  at  $8 \text{ MHz}$  oscillation).


### Analog Input Equivalent Circuit

If the analog input impedance is  $10 \text{ k}\Omega$  or more, it is recommended to connect an external capacitor of approx.  $0.1 \mu\text{F}$ .



## 6. A/D Glossary

- Resolution  
Analog changes that are identifiable with the A/D converter
- Linearity error  
The deviation of the straight line connecting the zero transition point (“0000 0000” ↔ “0000 0001”) with the full-scale transition point (“1111 1111” ↔ “1111 1110”) from actual conversion characteristics
- Differential linearity error  
The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error  
The difference between actual and theoretical value  
This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise.



## ■ MASK OPTIONS


No.	Part number	MB89143A/144A	MB89PV140		MB89P147-V1
	Parameter		101	102	
	Specification method	Specify when ordering masking			Set in PROM
1	Clock mode selection Single-clock mode Dual-clock mode	Can be set	Single clock	Dual clock	Can be set
2	Pull-up resistors P14 to P17, P32 to P37	Specify by pin	Without pull-up resistor	Without pull-up resistor	Can be set per pin
3	Power-on reset With Without	With power-on rest	With power-on reset	With power-on reset	Can be set
4	Reset output With Without	Can be set	With reset output	With reset output	Can be set
5	Pull-down resistors P40 to P47 P50 to P57 P60 to P67	Without pull-down resistor	Without pull-down resistor	Without pull-down resistor	Without pull-down resistor


## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89143AP-SH MB89144AP-SH MB89P147-V1P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	

# MB89140 Series

## ■ PACKAGE DIMENSION

<p>64-pin plastic SH-DIP</p>  <p>(DIP-64P-M01)</p>	Lead pitch	1.778mm(70mil)	
	Package width × package length	17 × 58 mm	
	Sealing method	Plastic mold	
	Mounting height	5.65 mm MAX	



Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/package/en-search/>

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
—	—	Changed the series name; MB89143A/144A → MB89140 series
27	■ ELECTRICAL CHARACTERISTICS (MB89143A/4A only) 5. A/D Converter Electrical Characteristics	Changed the unit of “Zero transition voltage” and “Full-scale transition voltage”. mV → V
29	■ ORDERING INFORMATION	Changed the order information. MB89P147V1P-SH → MB89P147-V1P-SH

The vertical lines marked in the left side of the page show the changes.

# MB89140 Series

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,  
Shinjuku-ku, Tokyo 163-0722, Japan  
Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fmal.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.