

ASSP for Power Management Applications

4ch System Power Management IC for LCD Panel

MB39C313A

■ DESCRIPTION

The MB39C313A is a 4ch system power management IC. It consists of 2-ch DC/DC Converter and 2-ch Charge pump. The DC/DC converter has excellent line regulation with the feed-forward method. Moreover, SW FET and phase compensator (Buck) is included, so that BOM can be reduced. It is most suitable for large size LCD panel power supply.

■ FEATURES


- Power supply voltage range: 8 V to 14 V
- For Buck Converter included SW FET (Vlogic): output 1.8 V to 3.3 V 1.5 A Max
- For Boost Converter included SW FET (Vs): output 18.1 V Max 1.5 A Max (at 12 V input and 15 V output)
- Negative Charge Pump with output voltage feedback (VGL): 100 mA Max
- Positive Charge Pump with output voltage feedback (VGH): 100 mA Max
- Error Amp threshold voltage: 1.213 V \pm 1.5 % (Vlogic), 1.146 V \pm 0.9 % (Vs), 0 V \pm 36 mV (VGL), 1.213 V \pm 2.1 % (VGH)
- Built-in soft-start circuit independent of loads
- Excellent line regulation by the feed-forward method (Vlogic, Vs)
- Built-in phase compensator parts (Vlogic)
- Built-in sequence comparator for rising
- Built-in short circuit protection (Vlogic)
- Built-in over voltage protection (Vs)
- Built-in over current protection (Vlogic, Vs)
- Built-in over temperature protection
- Selectable frequency setting: 500 kHz / 750 kHz
- Package: TSSOP-28 Exposed PAD

■ APPLICATIONS

TFT LCD panels for TV sets and monitors.

MB39C313A


■ PIN ASSIGNMENT




■ PIN DESCRIPTIONS

Block	Pin No.	Pin name	I/O	Descriptions
Vlogic (Buck Converter)	15	FBB	I	Vlogic Error Amp input pin
	17	BOOT	—	Boot strap capacitor connection pin
	18	SWB	O	Vlogic inductor connection pin
Vs (Boost Converter)	1	FB	I	Vs Error Amp input pin
	2	COMP	O	Vs Error Amp output pin
	28	SS	—	Vs Soft-start capacitor connection pin
	4	SW	I	Vs Inductor connection pin
	5	SW		
	3	OS	O	Vs Synchronous rectifier FET output pin
27	GD	O	Vs External SW drive output pin (NMOS open drain output)	
VGL (Negative Charge Pump)	11	DRN	O	VGL external pumping capacitor connection pin
	13	FBN	I	VGL Error Amp input pin
VGH (Positive Charge Pump)	10	DRP	O	VGH external pumping capacitor connection pin
	14	FBP	I	VGH Error Amp input pin
Control	16	EN1	I	Vlogic, VGL control pin
	9	EN2	I	Vs, VGH control pin
	12	FREQ	I	Frequency set pin "L": 500 kHz, "H": 750 kHz
	25	DLY1	—	VGL start time setting capacitor connection pin
	26	DLY2	—	Vs, VGH start time setting capacitor connection pin
Power	22	AVIN	—	Power supply pin
	20	VINB	—	Vlogic Power supply pin
	21	VINB		
	8	SUP	—	VGH Power supply pin
	24	REF	O	Reference voltage output pin
	6	PGND	—	Drive block ground pin
	7	PGND		
	23	GND	—	Ground pin
19	NC	—	Non connection pin	

I/O PIN EQUIVALENT CIRCUIT DIAGRAM




(Continued)




(Continued)

(Continued)


<Switching Output (Negative Charge Pump)>




<Frequency Selection (Common)>




<Error Amplifier (Negative Charge Pump)>




<Error Amplifier (Positive Charge Pump)>




<Boot Strap (Buck Converter)>




<Enable Control (Common)>



<Error Amplifier (Buck Converter)>



■ BLOCK DIAGRAM



■ FUNCTIONAL DESCRIPTIONS

Vlogic: Buck Converter

The Buck converter is a fixed frequency PWM control asynchronous converter with integrated NMOS power switch. It features voltage mode control with input feed forward to improve line regulation performance. The converter is internally compensated and is designed to work with ceramic output capacitor. The main switch of the converter is a 3.9 A rated power NMOS with gate drive circuit reference to SWB pin (source pin of the NMOS power FET). The gate drive circuit is powered from an internal 4 V regulator and is bootstrapped from SWB pin via an external capacitor to achieve driving capability beyond the supply rail.

Soft Start (Buck Converter)

The Buck converter has build in soft start control to limit the inrush current at start up. The soft start cycle start after EN1 is asserted and the duration is internally set to 1 ms. During the soft start cycle, the second non-inverting input of the error amplifier, refer to the block diagram, ramps up from 0 V.

Thus, the Buck converter output ramps up in a control manner. The soft start cycle ends when the voltage on the second non-inverting input of the error amplifier rises above the reference voltage of 1.213 V.

Short Circuit Protection (Buck Converter)

The Buck converter is protected from short circuit fault by internal cycle-to-cycle current limit. In addition, the switching frequency is reduced to limit the power dissipation during the fault condition.

The switching frequency reduction depends on the voltage on FBB pin. When the voltage of FBB pin is below 0.9 V and 0.6 V, the switching frequency reduces to 1/2 and 1/4 of the normal value respectively.

The switching frequency becomes normal automatically if the normal situation was resumed.

Vs : Boost Converter

The Boost converter features fixed frequency pulse width modulated (PWM) control with integrated NMOS power switch. The switching frequency can be set to either 500 kHz or 750 kHz via the FREQ pin. The converter operates as an asynchronous Boost converter with external Schottky diode. The use of voltage mode control with input feed forward improves line regulation performance. In addition, the converter is designed with external frequency compensation that allows flexibility on selecting external component values.

A PMOS switch with on resistance of 10 Ω connects between SW and OS pin so that it operates in parallel with the external Schottky diode. At high loading current, most of the inductor current flows through the external Schottky diode. At light load, the PMOS switch provides a conduction path that allows the inductor current flow in reverse direction. As a result, the converter stays in continuous conduction mode for most of the load current range and allows the use of simple frequency compensation scheme.

Soft Start (Boost Converter)

A build in soft start circuit with an external capacitor connects to SS pin provides soft start function for the Boost converter to prevent high inrush current during start up. The SS pin provides a constant charging current so that soft start time is adjustable by changing the capacitance value of an external capacitor. During start up, the output voltage of the Boost converter is controlled by the SS pin until the voltage on SS pin is higher than internal reference voltage of Vs block and the soft start cycle ends.

Over Voltage Protection (Boost Converter)

The Boost converter has build in over voltage protection to prevent MB39C313A from being damaged due to excessive voltage stress under fault conditions such as FB pin is left floating or short to ground.

The protection circuitry monitors the Boost converter output via OS pin and shut down the NMOS power FET that connects to SW pin when the voltage on OS pin is higher than 18.7 V. As a result, the inductor current start to fall and the output of the Boost converter follows. The Boost converter resumes normal operation when the voltage at OS pin falls below the protection threshold.

Gate Drive Pin (GD)

GD pin is an open drain output that triggers (pulls “Low”) after DLY2 expires and the voltage at FB pin rise above 1.03 V (90 % of FB reference voltage, 1.146 V). 1.03 V at FB pin translates to 90 % of the regulation point of the Boost converter. GD pin remains “Low” until the input voltage or voltage on EN2 is cycled to ground.

VGL: Negative Charge Pump

The Negative Charge Pump uses fixed switching frequency regulated architecture. The output voltage is set externally by a resistor divider. The regulation is done by controlling the pump current in the driver. Refer to the system block diagram, the charge pump use external diodes, pumping capacitor and output filter capacitor. Since the input of the charge pump and the driver is connected to the supply pin (VIN), the maximum negative output voltage is $-VIN + V_{loss}$. V_{loss} includes voltage drop in external diodes and gate driver. Additional charge pump stage can be added to generate larger negative voltage.

VGH: Positive Charge Pump

The Positive Charge Pump uses fixed switching frequency regulated architecture. The output voltage is set externally by a resistor divider. The regulation is done by controlling the pump current in the driver.

Refer to the system block diagram, the charge pump use external diodes, pumping capacitor and output filter capacitor. The input of the charge pump is connected to the V_s (Boost converter output) and the pump capacitor is charged to V_s during charging phase. As the supply to the driver (SUP pin) can be either the V_s (Boost converter output) or the VIN (supply pin) of MB39C313A, the maximum output voltage is $V_{SUP} + V_s$. Additional charge pump stage can be added to increase the maximum output voltage.

Common Block

Under Voltage Lockout Protection

MB39C313A will shutdown when the supply voltage below 6 V to prevent improper operation of the device.

Over Temperature Protection


When the junction temperature rises above 150 °C, most of the active circuitries are shutdown to prevent damage from excessive power dissipation beyond safety limits.

Power Up Sequencing (EN1, EN2, DLY1, DLY2)


EN1 and EN2 pin control the power up sequence of MB39C313A. The timing of the sequencing events is controlled by the capacitance on DLY1 and DLY2 pins. By pulling EN1 high, the Buck converter enables first. Then, the Negative Charge Pump is enabled after some delay time, DLY1. Pulling EN2 high, the Boost converter and Positive Charge Pump are enabled at the same time with some time delay, DLY2.

If EN2 pin is pulled high before the Buck converter is operating, the delay time DLY2 starts after the Buck converter is fully on (see Figure1). If EN2 pin is pulled high when the Buck converter is already operating, the delay time DLY2 starts at the EN2 rising edge (see Figure2). Setting such delay time can be particularly useful if EN2 is already connected to the input voltage (V_{IN}).

- Figure 1. Power-On sequence with EN2 is always high



- Figure 2. Power-On sequence with EN1 and EN2 enabled separately



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating		Unit
			Min	Max	
Power supply voltage	V _{DD}	AVIN, VINB pins	- 0.3	+ 17	V
	V _{BOOT}	BOOT pin	- 0.3	+ 19.8	V
	V _{SUP}	SUP pin	- 0.3	+ 19.8	V
Input voltage	V _{FB}	FB, FBB, FBN, FBP pins	- 0.3	+ 7	V
	V _{OS}	OS pin	- 0.3	+ 19.8	V
	V _{GD}	GD pin	- 0.3	+ 19.8	V
	V _{EN}	EN1, EN2 pins	- 0.3	+ 17	V
	V _{FREQ}	FREQ pin	- 0.3	+ 17	V
SW Voltage	V _{SWB}	SWB pin	- 0.7	+ 17	V
	V _{SW}	SW pin	- 0.3	+ 19.8	V
SW peak current	I _{SWB}	SWB pin AC	—	3.9	A
	I _{SW}	SW pin AC	—	4.2	A
Power dissipation	P _D	T _a ≤ + 25 °C	—	3.44*	W
Storage temperature	T _{STG}	—	- 55	+125	°C

* : Value when mounted on the 100 mm × 100 mm 4 layer board. There is a connection to the exposure pad and a connection with the thermal via (Thermal via 21 pcs).

Reference: θ_{ja} (wind velocity 0 m/s) : 29 °C/W

ψ_{jt} : 7 °C/W

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATION CONDITIONS

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Power supply voltage	V _{DD}	AVIN, VINB pins	8	12	14	V
	V _{BOOT}	BOOT pin	13	17	18	V
	V _{SUP}	SUP pin	8.0	12.0	18.1	V
REF pin output current	I _{REF}	REF pin	- 50	—	0	μA
Input voltage	V _{FB}	FB, FBB, FBN, FBP pins	0	—	5.5	V
	V _{OS}	OS pin	0	—	18.1	V
	V _{GD}	GD pin	0	—	18.1	V
	V _{EN}	EN1, EN2 pins	0	—	14	V
	V _{FREQ}	FREQ pin	0	—	14	V
Output voltage	V _O	Vlogic: Buck Converter	1.8	—	3.3	V
	V _O	Vs: Boost Converter	—	—	18.1	V
Output current	I _O	Vlogic: Buck Converter DC	—	—	1.5	A
	I _O	Vs: Boost Converter DC VIN = 12 V, Vs = 15 V, L = 10 μH	—	—	1.5	A
	I _{SWB}	SWB pin DC	- 1.5	—	—	A
	I _{SW}	SW pin DC	—	—	1.5	A
	I _{GD}	GD pin	—	—	1	mA
	I _{OS}	OS pin	- 100	—	+100	mA
	I _{DRN}	DRN pin	- 100	—	+100	mA
	I _{DRP}	DRP pin	- 100	—	+100	mA
SW inductor	L _{SWB}	SWB pin	10	—	15	μH
	L _{SW}	SW pin	6.8	10.0	22.0	μH
BOOT pin capacitor	C _{BOOT}	BOOT pin	0.01	0.10	1.00	μF
REF pin capacitor	C _{REF}	REF pin	0.10	0.22	1.00	μF
DRP, DRN pin capacitor	C _{DR}	DRP, DRN pins	0.10	0.47	1.00	μF
SS pin capacitor	C _{SS}	SS pin	—	0.022	1.000	μF
DLY pin capacitor	C _{DLY}	DLY1, DLY2 pins	—	0.01	1.00	μF
Vlogic output filter capacitor	C _{out}	Vlogic: Buck Converter	—	20	—	μF
Vs output filter capacitor	C _{out}	Vs: Boost Converter	—	66	—	μF
Operating ambient temperature	T _a	—	- 30	+ 25	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(Ta = + 25 °C, AVIN = VINB = SUP = 12 V)

Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
Reference Voltage Block [VREF]	Output voltage	V _{REF}	24	REF = 0 mA	1.203	1.213	1.223	V
Bias Voltage Block [VB]	Output voltage	V _B	17	BOOT = - 1 mA, BOOT pin	3.5	4.0	4.5	V
Under Voltage Lockout Protection Circuit Block [UVLO]	Threshold voltage	V _{TLH}	22	AVIN = \bar{V}_L	5.6	6.0	6.4	V
	Hysteresis width	V _H	22	—	—	0.4*	—	V
Over Temperature Protection Block [OTP]	Stop temperature	T _{OTPH}	—	T _j : junction temperature	—	+ 150*	—	°C
	Hysteresis width	T _{OTPHYS}	—	—	—	+ 15*	—	°C
Oscillator Block [OSC]	Output frequency	f _{OSC}	4, 5, 10, 11, 18	FREQ = "H"	600	750	900	KHz
		f _{OSC}	4, 5, 10, 11, 18	FREQ = "L"	400	500	600	KHz
	Input voltage	V _{IH}	12	f _{OSC} = 750 KHz set	1.7	—	—	V
		V _{IL}	12	f _{OSC} = 500 KHz set	—	—	0.4	V
Sequence Control Block [SEQ CTL]	Threshold voltage	V _{TH}	25, 26	DLY1, DLY2 pins	1.123	1.180	1.239	V
	Charging current	I _{DLY}	25, 26	DLY1, DLY2 = 0 V	3.8	5.5	7.1	μA
Control Block [CTL]	Input voltage	V _{IH}	9,16	EN1, EN2 ON	2	—	—	V
		V _{IL}	9,16	EN1, EN2 OFF	—	—	0.8	V
General	Stand by current	I _{CCS}	22	EN1 = EN2 = 0 V, AVIN pin	—	0	1	μA
		I _{CCS}	20, 21	EN1 = EN2 = 0 V, VINB pin	—	0	1	μA
		I _{CCS}	8	EN1 = EN2 = 0 V, SUP pin	—	0	1	μA
	Power supply current	I _{CC}	22	EN1 = EN2 = AVIN pin, AVIN pin	—	1	2	mA
		I _{CC}	20, 21	EN1 = EN2 = AVIN pin, VINB pin	—	0.2	0.5	mA
		I _{CC}	8	EN1 = EN2 = AVIN pin, SUP pin	—	0.2	2.0	mA

(Continued)

MB39C313A

Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
Vlogic [Buck Converter]	Threshold voltage	V_{TH}	15	FBB pin	1.195	1.213	1.231	V
	Input bias current	I_B	15	FBB = 0 V	-100	0	+100	nA
	SW NMOS-Tr On resistor	R_{ON}	18, 20, 21	SWB = -500 mA VGS = 4 V	—	230*	—	m Ω
	SW NMOS-Tr Leak current	I_{LEAK}	18, 20, 21	EN1 = 0 V SWB = 0 V	-10	—	—	μ A
	Over current protect	I_{LIM}	18	SWB pin	2.5	3.2	3.9	A
	Short circuit protect threshold voltage	V_{TH}	15	$f_{osc} \times 1/2$	0.855	0.900	0.945	V
		V_{TH}	15	$f_{osc} \times 1/4$	0.57	0.60	0.63	V
Soft-start time	tss	15	FBB pin	0.69	1.00	1.50	ms	
Vs [Boost Converter]	Threshold voltage	V_{TH}	1	FB pin	1.136	1.146	1.156	V
	Input bias current	I_B	1	FB = 0 V	-100	0	+100	nA
	SW NMOS-Tr On resistor	R_{ON}	4,5	SW = 500 mA VGS = 5 V	—	110*	—	m Ω
	SW PMOS-Tr On resistor	R_{ON}	3,4,5	OS = -200 mA VGS = 12 V	—	10	16	Ω
	SW NMOS-Tr Leak current	I_{LEAK}	4,5	EN2 = 0 V OS = 15 V SW = 0 V	—	—	10	μ A
	SW PMOS-Tr Leak current	I_{LEAK}	3	EN2 = 0 V SW = 15 V	—	—	10	μ A
	Over current protect	I_{LIM}	4,5	SW pin	2.8	3.5	4.2	A
	Over voltage protect	V_{OVP}	3	OS = $\underline{\text{H}}$	18.5	18.7	18.9	V
	Soft-start charging current	Iss	28	SS = 0 V	10	15	20	μ A
	GD Threshold voltage	V_{TH}	1	FB = $\underline{\text{H}}$	1.01	1.03	1.05	V
	GD "L" level output voltage	V_{OL}	27	GD = 500 μ A	—	—	0.3	V
	GD output leak current	I_{LEAK}	27	GD = 17 V	—	—	1	μ A







(Continued)

(Continued)

Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
VGL [Negative Charge Pump]	Threshold voltage	V_{TH}	13	—	-36	0	+36	mV
	Input bias current	I_B	13	FBP = 0 V	-100	0	+100	nA
	On resistor	R_{ON}	11	IDRVN = -20 mA	—	3.5	6.6	Ω
	I/O voltage difference	V_{drop}	11	DRN = 100 mA FBP = nominal - 5%	—	240	420	mV
V_{drop}		11	DRN = 200 mA FBP = nominal - 5%	—	520	900	mV	
VGH [Positive Charge Pump]	Threshold voltage	V_{TH}	14	—	1.187	1.213	1.238	V
	Input bias current	I_B	14	FBP = 0 V	-100	0	+100	nA
	On resistor	R_{ON}	10	Iout = 20 mA	—	1.50	2.25	Ω
	I/O voltage difference	V_{drop}	10	$V_{drop} = SUP - DRP$ DRP = -100 mA FBP = nominal - 5%	—	630	1600	mV
		V_{drop}	10	$V_{drop} = SUP - DRP$ DRP = -200 mA FBP = nominal - 5%	—	1400	3200	mV


* : This parameter isn't be specified. This should be used as a reference to support designing the circuit

TYPICAL CHARACTERISTICS



(Continued)

(Continued)



■ SET UP

1. Setting Control Pin

Pin	Channels	Standby	Operating
EN1	Vlogic: Buck converter	L	H
	VGL: Negative Charge Pump		
EN2	Vs: Boost converter	L	H
	VGH: Positive Charge Pump		

2. Setting Switching Frequency

Pin	Setting	Internal oscillator frequency
FREQ	H	750 kHz
	L	500 kHz

3. Protection Circuitry

3.1) IC

Under voltage lockout protection: $AVIN \leq 6$ V, all channels shut down

3.2) Vlogic: Buck Converter

Short circuit protection: FBB pin < 0.9 V, protection circuit active

Over current protection: output current ≥ 3.2 A, protection circuit active

3.3) Vs: Boost Converter

Over voltage protection: $V_s \geq 18.7$ V, protection circuit active

Over current protection: SW pin current ≥ 3.5 A, protection circuit active

3.4) VGL: Negative Charge Pump

No protection circuits

3.5) VGH: Positive Charge Pump

No protection circuits

4. Others

(1) DLY1 / DLY2 delay time setting

Without time delay (t_{delay}): DLY1 / DLY2 = open

With time delay (t_{delay}): for each DLY1 / DLY2,

$$C_{\text{delay}} = \frac{5.5 \mu\text{A} \times t_{\text{delay}}}{V_{\text{REF}}}$$

Where:

t_{delay} = delay time,

C_{delay} = Capacitor value connected to DLY1, DLY2 pin,

$V_{\text{REF}} = 1.213 \text{ V}$

(2) Vlogic: Buck converter

Output voltage setting :

$$VO1 = V_{\text{REF}} \times \left(1 + \frac{R1}{R2} \right)$$

Where:

$V_{\text{REF}} = 1.213 \text{ V}$, $R2 \leq 1.2 \text{ k}\Omega$

Feed-forward capacitance :

$$C_{\text{ff1}} = \frac{1}{2 \times \pi \times R1 \times f_{z1}}$$

Where:

f_{z1} = a zero in transfer function

Soft start:

Internal preset

The soft start cycle start after EN1 is asserted and the duration is internally set to 1 ms.

(3) Vs: Boost converter

Output voltage setting:

$$VO2 = 1.146 \times \left(1 + \frac{R3}{R4} \right)$$

Feed-forward capacitance:

$$C_{\text{ff2}} = \frac{1}{2 \times \pi \times R3 \times f_{z2}}$$

Where:

f_{z2} = a zero in transfer function

Soft start:

set by external capacitor connected to SS pin

(Soft start active when SS pin voltage < FB voltage)

GD pin:

GD goes "L" if FB > 1.03 V after delay time DLY2

GD gives Hi-Z if FB ≤ 1.03 V after delay time DLY2

(4) VGL: Negative Charge Pump

Output voltage setting:

$$VO3 = (-V_{REF}) \times \frac{R5}{R6}, \text{ where } V_{REF} = 1.213 \text{ V}$$

(5) VGH: Positive Charge Pump

Output voltage setting:


$$VO4 = V_{REF} \times \left(1 + \frac{R7}{R8} \right), \text{ where } V_{REF} = 1.213 \text{ V}$$

Note : Refer to “■ APPLICATION NOTE” for corresponding resistor.

■ APPLICATION NOTE

1. Buck Converter Design

(1) Buck Converter Block Diagram



(2) Inductor Selection

The inductor can range from 10 μH to 15 μH . The current flow through the inductor must be below the saturation current rating of the inductor. The maximum current flowing through the inductor can be found from the following formula:

$$I_{L\text{MAX}} \geq I_{O\text{MAX}} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = \frac{V_{in} \times V_{out}}{L} \times \frac{V_{out}}{V_{in} \times f_{osc}}$$

Where :

$I_{L\text{MAX}}$ = Maximum current through inductor [A]

$I_{O\text{MAX}}$ = Maximum load current [A]


ΔI_L = Inductor ripple current peak-to-peak value [A]

V_{in} = Input voltage [V]

V_{out} = Output voltage [V]

f_{osc} = switching frequency [Hz] (500 kHz or 750 kHz)

Inductor current



(3) Rectifier Diode Selection

Schottky diode should be used to attain high efficiency. The reverse voltage rating of the diode must be higher than the maximum input voltage of the converter. The required averaged rectified forward current of diode is the product of off-time of Buck converter and the maximum switch current at SWB pin.

$$\text{Off-time of Buck converter: } D' = 1 - \frac{V_{\text{out}}}{V_{\text{in}}} = 1 - D$$

$$\text{Maximum output current: } I_{\text{avg}} = (1 - D) \times I_{\text{SWLIM}} = \left(1 - \frac{V_{\text{in}}}{V_{\text{out}}}\right) \times I_{\text{SWLIM}}$$

A Schottky diode with maximum rectified forward-current of 1.5 A to 2 A should be sufficient for most of applications. The diode forward voltage should be less than 0.7 V in order to prevent damage to IC.

Another requirement for Schottky diode is the power dissipation. The power dissipation can be calculated from the formula below:

$$P_D = I_{\text{avg}} \times V_F = (1 - D) \times I_{\text{SWLIM}} \times V_F$$

Where :

P_D = Power dissipation of the diode [W]

V_F = Diode forward voltage [V]

I_{SWLIM} = Minimum over current protection of SWB pin [A] (2.5 A)

(4) Bootstrap Capacitor Selection

Bootstrap capacitor connected to BOOT pin is charged by integrated synchronous diode with 4 V internal supply. Ceramic capacitor is recommended for less leakage current. The minimum bootstrap capacitor can be calculated by following equation:

$$C_{\text{BOOT}} \geq \frac{Q_{\text{GATE}} + \frac{I_{\text{DRV (dynamic)}}}{f_{\text{OSC}}} + Q_{\text{DRV (static)}} \frac{I_{\text{CBOOT (leak)}}}{f_{\text{OSC}}}}{V_B - V_f - V_{\text{LS}} - V_{\text{min}}}$$

Where:

C_{BOOT} = bootstrap capacitor value

Q_{GATE} = gate charge of integrated power transistor

f_{OSC} = switching frequency (500 kHz or 750 kHz)

$I_{\text{DRV(dynamic)}}$ = dynamic current of power transistor driver

$Q_{\text{DRV(static)}}$ = static current of power transistor driver

$I_{\text{CBOOT(leak)}}$ = bootstrap capacitor leakage current

V_B = internal regulated voltage 4 V

V_f = forward voltage drop of bootstrap diode

V_{LS} = voltage drop of low-side diode of Buck converter

V_{min} = minimum voltage between BOOT pin and SWB pin

Practically, bootstrap capacitor is selected more than ten times of its minimum value, such that providing sufficient charge for driver and gate of power transistor. With assumption on power used is dominated by charging the gate capacitor of power transistor, the equation can be simplified:

$$C_{\text{BOOT}} \geq \frac{Q_{\text{GATE}}}{\Delta V}, \text{ where } \Delta V \text{ is the change of boot voltage in switching cycle.}$$


0.1 μF bootstrap capacitor is recommended for Buck converter in MB39C313A. The bootstrap capacitor voltage rating is suggested to be high than input voltage.

(5) Output Capacitor Selection

This IC is designed to work best with ceramic output capacitor. Two 10 μF ceramic output capacitors are recommended for most application. More capacitance can be added so as to reduce voltage drop during load transients.

(6) Output Voltage and Feed Forward Capacitor Selection

- Equivalent circuit of Buck converter Error Amp block



The output voltage of Buck converter can be set by external resistor divider as shown below:

$$V_{\text{logic}} = V_{\text{REF}} \times \left(1 + \frac{R1}{R2} \right) = 1.213 \times \left(1 + \frac{R1}{R2} \right)$$

R2 is around 1.2 k Ω , and the reference voltage (V_{REF}) = 1.213 V

The lower feedback resistor (R2) should be around 1.2 k Ω to maintain a minimum load current of 1 mA.

If the loading current is less than 1 mA, the output voltage will rise slightly above the nominal voltage in light load or no load condition.

A feed forward capacitor (C_{ff1}) is added parallel to the upper resistor (R1). The C_{ff1} sets a zero in the transfer function. This will improve the load transient response and stabilize the converter loop. The value of C_{ff1} is depending on the inductor and zero frequency (f_{z1}) required.


For 10 μH inductor, set $f_{z1} = 8$ kHz; for 15 μH inductor, set $f_{z1} = 17$ kHz.

$$C_{\text{ff}} = \frac{1}{2 \times \pi \times R1 \times f_z} = \frac{1}{2 \times \pi \times 2 \text{ k}\Omega \times 8 \text{ kHz}} = 9.9 \text{ nF} \approx 10 \text{ nF} \text{ (Example of 3.3 V output voltage)}$$

A capacitor value close to the calculated value is chosen.

2. Boost Converter Design

(1) Boost Converter Block Diagram



It is necessary to verify the maximum output current of this converter whether it meets the application requirements. The efficiency of the Boost converter can be read from the graph or employ a worst-case assumption of 80%.

$$\text{Duty cycle: } D = 1 - \frac{V_{in} \times \eta}{V_{out}}$$

$$\text{Maximum output current: } I_{avg} = (1 - D) \times I_{SWLIM} = \frac{V_{in}}{V_{out}} \times I_{SWLIM}$$

$$\text{Peak switch current: } I_{SWPEAK} = \frac{V_{in} \times D}{2 \times f_{osc} \times L} + \frac{I_{out}}{1 - D}$$

Where :

D = duty cycle

f_{osc} = switching frequency [Hz] (500 kHz or 750 kHz)

L = inductor value [H]

η = estimated Boost converter efficiency (typically 80% minimum)

I_{SWLIM} = minimum switch current limit of SW pin [A] (= 2.8 A)

The selected components, including the embedded switch, the inductor and external Schottky Diode must be able to handle the peak switching current. The estimation should be based on the minimum input voltage, since the switching current will be the highest in this case.

Limited by the power FET maximum switching current, the maximum output current depends on input voltage and output voltage configuration. Refer to "Reference Data" of "■ EXAMPLE OF STANDARD OPERATION CHARACTERISTICS" section for graphical information. For data reading from reference data, margin is suggested to avoid activating current limit.

Inductor Selection

The inductor can range from 6.8 μH to 22 μH. When selecting the inductor, its saturation current must be higher than the peak switch current (I_{SWPEAK}) as shown above. Extra margin is required to cope with high current transients. A more conservative design is to use the maximum SW current limit of 3.5 A as saturation current rating of inductor. Another parameter for choosing inductor is the DC resistance. Usually, lower the DC resistance can result in higher converter efficiency.

(2) Rectifier Diode Selection

Schottky diode should be used to attain high efficiency. The reverse voltage rating of the diode must be higher than the maximum output voltage of the converter. Similar to Buck converter, the required averaged rectified forward current of the Schottky diode is the product of off-time of Boost converter and the maximum switch current at SW pin.

$$\text{Off-time of Boost converter: } D' = 1 - D = \frac{V_{in}}{V_{out}}$$

$$\text{Maximum output current: } I_{avg} = (1 - D) \times I_{SWLIM} = \frac{V_{in}}{V_{out}} \times I_{SWLIM}$$

A Schottky diode with maximum rectified forward-current of 2A should be sufficient for most applications. Another requirement for Schottky diode is the power dissipation. The power dissipation can be calculated from the formula below:

$$P_D = I_{avg} \times V_F = (1 - D) \times I_{SWLIM} \times V_F$$

Where :

P_D = power dissipation of the diode [W]

V_F = diode forward voltage [V]


I_{SWLIM} = minimum over current protection of SW pin [A] (2.8 A)

(3) Output Capacitor Selection

Capacitors with low ESR are recommended. Ceramic capacitor which has low ESR is particularly suitable for this purpose. Typically, three 22 μ F ceramic capacitors connected in parallel are placed at the converter output. More capacitance can be added so as to reduce voltage drop during heavy load transients.

(4) Output Voltage and Feed Forward Capacitor Selection

- Equivalent circuit of Boost converter Error Amp block



The Boost converter output voltage of can be set by external resistor divider as shown below:

$$V_s = 1.146 \times \left(1 + \frac{R3}{R4} \right)$$

Note : Output overshoot due to large input voltage change may be high enough to trigger OVP under certain conditions when output setting is close to 18 V.

A feed forward capacitor (C_{ff2}) is added parallel to the upper resistor ($R3$). The C_{ff2} sets a zero in the control loop transfer function. This improves the load transient response and stabilizes the converter loop. The value of C_{ff2} is depending on the inductor and zero frequency (f_{z2}) required.

For 6.8 μ H and 10 μ H inductor, set $f_z = 10$ kHz; for 22 μ H inductor, set $f_z = 7$ kHz.

$$C_{ff2} = \frac{1}{2 \times \pi \times R3 \times f_{z2}} = \frac{1}{2 \times \pi \times 680 \text{ k}\Omega \times 10 \text{ kHz}} = 23.4 \text{ pF} \approx 20 \text{ pF} \text{ (Example of 16.5 V output voltage)}$$

A capacitor value close to the calculated value can be used.

(5) Compensation (COMP) Capacitor Selection

The regulator compensation is adjusted by an external component connected to the COMP pin. This pin is the output of internal trans-conductance error amplifier. By adding a resistor in series will change the internal zero and increases the high-frequency gain. The formula below give the frequency (F_z) at which the resistor increases the high-frequency gain.

$$F_z = \frac{1}{2 \times \pi \times C_c \times (R_c + 10 \text{ k}\Omega)}$$

Typically, a 22 nF capacitor is suitable for most applications. If the input voltage is lower, it requires a smaller capacitor value so that it has higher regulator gain.

(6) Soft Start Capacitor Selection

A soft start function is to slow the rate of rising output voltage and minimize the large inrush current at startup. The soft start time is adjustable by connecting external capacitor to SS pin. Soft start capacitor can be estimated by defining the soft start time thought equation below:

$$C = \frac{I_{ss} \times t_{ss}}{V_{FB}}$$

Where:

I_{ss} = soft start charging current

t_{ss} = soft start time


V_{FB} = voltage at FB pin

In general, startup time for power supply is larger than 10 μ s. The startup time of Boost converter of MB39C313A is defined as 1.5 ms.

$$C = \frac{I_{ss} \times t_{ss}}{V_{FB}} = \frac{15 \mu\text{A} \times 1.5 \text{ ms}}{1.146 \text{ V}} = 19.6 \text{ nF, therefore, 22 nF soft start capacitor is selected.}$$

3. Positive Charge Pump Design

(1) Positive Charge Pump Block Diagram



(2) Output Voltage Selection

Theoretically, the maximum output voltage is the sum of input voltage and pumping clock voltage of a charge pump. In MB39C313A, the maximum output voltage is V_s (Boost converter output voltage) + $V_{SUP} - 2V_{diode}$ which is $17.7 \text{ V} + 17.7 \text{ V} + 2(0.4 \text{ V}) = 34.6 \text{ V}$ with typical setting. Due to the regulated voltage control, the output voltage can be configured by equation below:

$$V_{GH} = V_{REF} \times \left(1 + \frac{R7}{R8} \right) = 1.213 \times \left(1 + \frac{R7}{R8} \right)$$

Typically, multiple 2 (x2) function for Positive Charge Pump. Its output voltage will be limited by $V_s - 2V_{diode} \leq V_{GH} \leq V_s + V_{SUP} - 2V_{diode}$. For other application that requires higher output voltage, MB39C313A allows adding pumping stage by using SW pin. With multiple 3 (x3) function of Positive Charge Pump, the output voltage should be limited by $2V_s + V_{diode(Vs)} - 2V_{diode} \leq V_{GH} \leq 2V_s + V_{diode(Vs)} + V_{SUP} - 4V_{diode}$.

(3) Pumping Capacitor and Output Capacitor Selection

Ceramic capacitor is recommended for its non-polarized, more stable over temperature, low leakage and small ESR. Choosing a pumping capacitor should consider the required voltage rating and output current loading. For 32 V output voltage setting, the pumping clock voltage is calculated below.

$$\Delta V_{DRP} = V_{GH} - V_S + 2(V_{diode}) = 32 \text{ V} - 17.7 \text{ V} + 2(0.4 \text{ V}) = 15.1 \text{ V}$$

The minimum pumping capacitor is determined by following equation.

$$C \geq \frac{I_{out}}{f_{OSC} \times \Delta V_{DRP}}$$

Where:

I_{out} = the output current

f_{OSC} = switching frequency (500 kHz or 750 kHz)

ΔV_{DRP} = pumping clock voltage

The charge stored on pumping capacitor is transferred to output capacitor cycle-by-cycle. Output capacitor determines output ripple voltage of charge pump. The ripple voltage is estimated by:

$$V_{ripple} = \frac{I_{out}}{2 \times f_{OSC} \times C_{out}} + I_{out} \times ESR_{Cout}$$


Where:

C_{out} = output filtering capacitance

ESR_{Cout} = equivalent series resistance of output filtering capacitor

4. Negative Charge Pump Design

(1) Negative Charge Pump Block Diagram



(2) Output Voltage Selection

Recall from functional description, the maximum negative output voltage is $-V_{DRN} + V_{diode}$ ideally, which is $-12 \text{ V} + 0.4 \text{ V} = -11.6 \text{ V}$. Similar to Positive Charge Pump, the regulated output voltage can be set by equation below:

$$V_{GL} = -V_{REF} \times \frac{R5}{R6} = -1.213 \times \frac{R5}{R6}$$

(3) Pumping Capacitor and Output Capacitor Selection

Selection of pumping capacitor and output capacitor are similar to Positive Charge Pump design.

For -5 V output, $\Delta V_{DRN} = -V_{GL} - V_{diode} = -5 \text{ V} - 0.4 \text{ V} = -5.4 \text{ V}$. The pumping capacitor and output filtering capacitor can be estimated for required application.

Fast input voltage change at power off causes under-shoot (becomes more negative) at Negative Charge Pump output. This under shoot can be reduced by increasing the output capacitance to pumping capacitance ratio. The power off coupling voltage is $V_{IN} - |\Delta V_{DRN}|$. The coupling effect can be estimated as below:

$$\Delta V_{\text{under-shoot}} = (V_{IN} - |\Delta V_{DRN}|) \times \frac{C_{\text{pump-cap}}}{C_{\text{pump-cap}} + C_{\text{output-cap}}}$$

Where:

$\Delta V_{\text{under-shoot}}$ = under-shoot voltage by power off coupling

ΔV_{DRN} = pumping clock voltage

$C_{\text{pump-cap}}$ = pumping capacitance

$C_{\text{output-cap}}$ = output capacitance

In real application, the power off coupling should be negligible due to large loading gate capacitance on panel.

(4) REF Capacitor Selection

The capacitor of REF pin stabilizes the reference voltage. 220 nF is recommended as the standard value.

(5) DLY Capacitor Selection

Refer to “Power Up Sequence” of “**FUNCTIONAL DESCRIPTIONS**” section, power up sequence timing is set by capacitor at DLY1 and DLY2 pins. The delay capacitor can be estimated by following equation.

$$C_{\text{delay}} = \frac{5.5 \mu\text{A} \times t_{\text{delay}}}{V_{\text{REF}}}$$

Where:

t_{delay} = delay time

C_{delay} = Value of capacitor connected to DLY pin

$V_{\text{REF}} = 1.213 \text{ V}$

(6) Input capacitor Selection

It is recommended to use low ESR capacitor like ceramic capacitor for the input filtering. For AVIN pin, a 1 μF capacitance connected from AVIN to ground is needed. For the Buck converter, use minimum of two 22 μF ceramic capacitors connected from VINB pin to ground. For the Boost converter, minimum of one 22 μF ceramic capacitor connected from the inductor pin to ground is recommended.

5. System Design Consideration

(1) Output Glitches when Very Slow Power up Time


A very slow power up time may cause channel output glitches when input voltage across UVLO threshold voltage (Glitch means output instability, such as jitter or instant voltage drop or something). In case of slow rise of input voltage at UVLO threshold, the UVLO may be triggered repeatedly. This undesired UVLO is activated when channel is loaded.

The main reason is input voltage drop by sudden current draw when channel startup. For maximum output loading, 0.1 Ω equivalent series resistance of power line is able to cause 0.3 V voltage drop. Consider UVLO hysteresis voltage and its response time with margin. For typical setting (VIN = 12 V, Vlogic = 3.3 V/1.5 A and other channels without load, 0.1 Ω source resistance), it is suggested less than 167 ms input voltage ramp time to avoid such glitches. Refer to "■ TYPICAL APPLICATION CIRCUIT" for typical application setting.

(2) Voltage Overshoot at Boost Converter Output during Power Up

A voltage overshoot appears at Boost Converter output when input voltage rise time is too fast. This overshoot voltage may damage external parts.

• Figure 4. Simplified Boost Converter of MB39C313A.



Refer to Figure 4, consider the node voltage at power up, both gate voltage of P-type and N-type power FET are zero. With sudden voltage change at input, current flow through inductor and charge up the output capacitor towards input voltage. The P-type power FET will be turned off when output capacitor rise to certain voltage. The charging current continues to flow through the Schottky diode, such that capacitor reaches its peak voltage. As the diode blocks the reverse current, the output capacitor voltage can only be discharged by loading elements.

To avoid this overshoot voltage at power up, the rise time of the input voltage should be controlled based on RLC resonance frequency of the application circuit. No load condition can be used to estimate a worst case.

The LC resonance frequency is
$$\frac{1}{2\pi\sqrt{LC}}$$

For typical application, L = 6.8 μH, C = 66 μF, the theoretical input rise time should be longer than 133 μs. Margin is suggested for other parasites.

(3) GD FET Isolation

An isolation switch for Boost Converter output is suggested to break current path for application in disable condition. The isolation switch can be controlled by GD pin. Refer to Figure 3 for its application connection.

(4) PCB Layout Recommendation

PCB layout is significant for power supply design. Poor layout would result in generating unwanted voltage and current spikes. This will not only affect DC output voltage, but also radiate EMI to adjacent equipment. Sufficient grounding and minimize parasitic inductance can reduce DC/DC converter switching spike noise.


The following list of rules should be followed when designing power PCB layout.

1. Place tracks on the Top Layer and avoid using via or through hole; particularly for nets, such as Input Capacitor (Cin), Inductor (L) and Output Capacitor (Cout).
2. Place the Input Capacitor (Cin) close to the IC, so as to reduce loop current.
3. Place the Schottky diodes close to the SW and SWB respectively, so as to reduce spike noise.
4. Strengthen the ground connection of Input Capacitor (Cin), and Output Capacitor (Cout) with the ground planes. This can be done by placing via holes next to the GND pins of these components.
5. Place the Schottky Diode and Pumping Capacitor of the two charge pump channels close to IC.
6. The Decoupling Capacitor should be placed near to IC pin of VINB and AVIN. Separate track is required for AVIN and VINB. The GND pin of AVIN should be placed close to the GND pin of IC. (Via holes should be placed near to the GND pins of IC and Capacitors. The connections to internal ground plane should be strengthened at these points.)
7. Feedback paths (i.e. FBB, FB, FBN, FBP) are very sensitive to noise, thus the track should be as short as possible at these pins. The Output (Vo) feedback line should be placed away from switching components and tracks. Particularly DRN and FBN of the Negative Charge Pump. Use the FREQ pin to separate these two tracks. Similarly, the FBB and SWB can be separated by the EN1 track. Because EN1, EN2 and FREQ are less susceptible to noise.
8. Place wide and short track to connect Boost Converter Output and OS pin.
9. The two ground planes GND and PGND are intersect at the IC thermal pad only.

EXAMPLE OF STANDARD OPERATION CHARACTERISTICS


Reference Data

(1) Buck Converter Characteristic




(2) Boost Converter Characteristic


Boost Converter Efficiency vs. Output Current
 $V_{IN} = 12\text{ V}$, $V_{O2} = 17.7\text{ V}$, $L_2 = 6.8\text{ }\mu\text{H}$




VO2 Soft Start
 $V_{IN} = 12\text{ V}$, $V_{O2} = 17.7\text{ V}$, $I_{O2} = 1.2\text{ A}$, $C_{SS} = 22\text{ nF}$




PWM Operation
 Continuous Mode
 $V_{IN} = 12\text{ V}$, $V_{O2} = 17.7\text{ V}$, $I_{O2} = 1.5\text{ A}$




PWM Operation
 Continuous Mode: Light Load
 $V_{IN} = 12\text{ V}$, $V_{O2} = 17.7\text{ V}$, $I_{O2} = 10\text{ mA}$




Output voltage vs. Output current



(3) Negative Charge Pump Characteristic




(4) Positive Charge Pump Characteristic




(5) Converter Load Transient Characteristic


VO1 Buck Converter Load Transient Response
 $V_{IN} = 12\text{ V}$, $V_{O1} = 3.3\text{ V}$, $C_o = 2 \times 10\ \mu\text{F}$,
 $L_1 = 10\ \mu\text{H}$, $FREQ = \text{High}$




VO2 Boost Converter Load Transient Response
 $V_{IN} = 12\text{ V}$, $V_{O2} = 17.7\text{ V}$, $C_o = 3 \times 22\ \mu\text{F}$,
 $L_2 = 6.8\ \mu\text{H}$, $C_{comp.} = 22\ \text{nF}$, $FREQ = \text{High}$



VO3 Negative Charge Pump Transient Response
 $V_{IN} = 12\text{ V}$, $V_{O3} = -5\text{ V}$, $C_o = 0.47\ \mu\text{F}$,
 $C_{fly} = 0.47\ \mu\text{F}$, $FREQ = \text{High}$




VO4 Positive Charge Pump Transient Response
 $V_{IN} = 12\text{ V}$, $V_{O4} = 32\text{ V}$, $C_o = 0.47\ \mu\text{F}$,
 $C_{fly} = 0.47\ \mu\text{F}$, $FREQ = \text{High}$




(6) Converter Line Transient Characteristic


VO1 Buck Converter Line Transient Response
 VO1 = 3.3 V, IO1 = 1.5 A, Co = 2 × 10 μF,
 L1 = 10 μH, FREQ = High




VO2 Boost Converter Line Transient Response
 VO2 = 17.7 V, IO2 = 1.5 A, Co = 3 × 22 μF,
 L2 = 6.8 μH, Ccomp. = 22 nF, FREQ = High,



VO3 Negative Charge Pump Transient Response
 VO3 = -5 V, IO3 = 100 mA, Co = 0.47 μF,
 Cfly = 0.47 μF, FREQ = High




VO4 Positive Charge Pump Transient Response
 VO4 = 32 V, IO4 = 100 mA, Co = 0.47 μF,
 Cfly = 0.47 μF, FREQ = High




(7) Power-up Sequence


Power-up Sequence
 $V_{IN} = EN1 = EN2 = 12\text{ V}$
 $f_{osc} = 750\text{ kHz}$
 All channel without load




Power-up Sequence
 EN2 Enables Separately
 $f_{osc} = 750\text{ kHz}$
 All channel without load



Power-up Sequence
 $V_{IN} = EN1 = EN2 = 12\text{ V}$
 $f_{osc} = 750\text{ kHz}$
 $I_L(V_{logic}) = 1.5\text{ A}$, $I_L(V_S) = 1.5\text{ A}$
 $I_L(V_{GL}) = 100\text{ mA}$, $I_L(V_{GH}) = 100\text{ mA}$




Power-up Sequence
 EN2 Enables Separately
 $f_{osc} = 750\text{ kHz}$
 $I_L(V_{logic}) = 1.5\text{ A}$, $I_L(V_S) = 1.5\text{ A}$
 $I_L(V_{GL}) = 100\text{ mA}$, $I_L(V_{GH}) = 100\text{ mA}$



MB39C313A

TYPICAL APPLICATION CIRCUIT



• Part List

Count	Designator	Item Specification	Part Value	Package	Part number	Vendor
1	U1	IC, Bias Power Supply for LCD	MB39C313A	TSSOP28P	MB39C313A	FSL
3	C1, C21, C24	Capacitor, Ceramic, 50 V, X5R, 10%	1 μ F	1206	C3216X5R1H105K	TDK
2	C10, C11	Capacitor, Ceramic, 10 V, B, 20%	10 μ F	0805	C2012JB1A106K	TDK
1	C17	Capacitor, Ceramic, 50 V, CH, 5%	22 pF	0603	C1608CH1H220J	TDK
8	C18, C22, C23, C25, C26, C27, C28, C29	Capacitor, Ceramic, 50 V, B, 10%	0.47 μ F	1206	C3216JB1H474K	TDK
2	C2, C3	Capacitor, Ceramic, 50 V, B, 10%	22 nF	0603	C1608JB1H223K	TDK
3	C4, C5, C12	Capacitor, Ceramic, 50 V, B, 10%	10 nF	0603	C1608JB1H103K	TDK
1	C6, C19	Capacitor, Ceramic, 25 V, B, 10%	220 nF	0603	C1608JB1E224K	TDK
6	C7, C8, C13, C14, C15, C16	Capacitor, Ceramic, 25 V, B, 20%	22 μ F	1210	C3225JB1E226M	TDK
1	C9	Capacitor, Ceramic, 50 V, B, 10%	0.1 μ F	0603	C1608JB1H104K	TDK
2	D1, D2	Diode, Schottky Rectifier, 3 A, 30 V	MBRA340T3	SMA-403D	MBRA340T3	OnSemi
6	D6, D7, D8, D9, D10, D11	Diode, Schottky, 500 mA, 40 V	MBR0540T1G	SOD-123	MBR0540T1G	OnSemi
2	J1, J2	Jumper	—	HDR1X2	Standard	—
2	J3, J4	Jumper	—	HDR1X3	Standard	—
1	L1	Inductor, SMT, 6.5 A, 35 m Ω	10 μ H	10 \times 10.2	CDRH104RNP-100NC	Sumida
1	L2	Inductor, SMT, 4.4 A, 40 m Ω	6.8 μ H	7.5 \times 8	PLC-0745-6R8S	NEC-TOKIN
1	Q1	MOSFET P-ch	SI2343DS	SOT23	Si2343DS	Vishay
1	R10	Resistor, Chip, 1%	56 k Ω	0603	Standard	—
1	R11	Resistor, Chip, 1%	680 k Ω	0603	Standard	—
2	R13, R27	Resistor, Chip, 1%	51 k Ω	0603	Standard	—
1	R15	Resistor, Chip, 1%	100 k Ω	0603	Standard	—
1	R16	Resistor, Chip, 1%	510 k Ω	0603	Standard	—
1	R19	Resistor, Chip, 1%	620 k Ω	0603	Standard	—
6	R2, R12, R14, R17, R21	Resistor, Chip, 1 A	0 Ω	0603	Standard	—

(Continued)

MB39C313A

(Continued)

Count	Designator	Item Specification	Part Value	Package	Part number	Vendor
1	R20	Resistor, Chip, 1%	150 k Ω	0603	Standard	—
1	R26	Resistor, Chip, 1%	1.3 M Ω	0603	Standard	—
2	R28, R29	Resistor, Chip, 1%	100 k Ω	0603	Standard	—
1	R5	Resistor, Chip, 1%	2 k Ω	0603	Standard	—
1	R6	Resistor, Chip, 1%	1.1 k Ω	0603	Standard	—
1	R7	Resistor, Chip, 1%	62 Ω	0603	Standard	—
Not Mounted	C20	—	1 μ F	1206	—	—
Not Mounted	D3, D4, D5	Diode, Dual Schottky, 200 mA, 30 V	BAT54S	SOT23	BAT54S	—
Not Mounted	R22, R24	—	0 Ω	0603	—	—
Not Mounted	R8	Resistor, Chip, 2 A	0 Ω	0805	—	—

FSL : FUJITSU SEMICONDUCTOR LIMITED

TDK : TDK Corporation

OnSemi : ON Semiconductor

Sumida : Sumida Corporation

NECTOKIN : NEC TOKIN Corporation


Vishay : Vishay Intertechnology, Inc.

■ LAND PATTERN

The MB39C313A has an exposed thermal pad zone on the bottom side of the IC. This area has to be soldered onto the PCB board to enhance heat dissipation.

The via should be placed in the thermal pad. These via assist heat dissipation towards the bottom layer of the PCB. Via and copper pad size may be adjusted according to PCB constraints.

- Land pattern design example



■ USAGE PRECAUTIONS

1. Never use setting exceeding maximum rated conditions.

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Use the devices within recommended conditions

It is recommended that devices be operated within recommended conditions.

Exceeding the recommended operating condition may adversely affect devices reliability.

Nominal electrical characteristics are warranted within the range of recommended operating conditions otherwise specified on each parameter in the section of electrical characteristics.

3. Design the ground line on printed circuit boards with consideration of common impedance.

4. Take appropriate static electricity measures.

Containers for semiconductor materials should have anti-static protection or be made of conductive material.

After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.

Work platforms, tools, and instruments should be properly grounded.

Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.

5. Do not apply negative voltages

The use of negative voltages below -0.3 V may activate parasitic transistors on the device, which can cause abnormal operation.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB39C313APFTH	28-pin plastic TSSOP FPT-28P-M20	Exposed PAD

■ EV BOARD ORDERING INFORMATION


EV Board Part No.	EV Board version No.	Remarks
MB39C313A-EVB-01	MB39C313A-EVB-01 Rev.1.0	TSSOP-28

■ RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION

The LSI products of FUJITSU SEMICONDUCTOR with “E1” are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenylethers (PBDE).

A product whose part number has trailing characters “E1” is RoHS compliant.

■ MARKING FORMAT (LEAD FREE VERSION)



■ LABELING SAMPLE (LEAD FREE VERSION)

Lead-free mark

JEITA logo

JEDEC logo

MB123456P - 789 - GE1
(3N) 1MB123456P-789-GE1 1000
1,000 PCS
QC PASS
2006/03/01 ASSEMBLED IN JAPAN
MB123456P - 789 - GE1
1561190005 1/1 0605 - Z01A 1000

The part number of a lead-free product has the trailing characters "E1".

"ASSEMBLED IN CHINA" is printed on the label of a product assembled in China.

MB39C313A


■ MB39C313APFTH RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL

[FUJITSU SEMICONDUCTOR Recommended Mounting Conditions]

Item	Condition	
Mounting Method	IR (infrared reflow), warm air reflow	
Mounting times	2 times	
Storage period	Before opening	Please use it within two years after manufacture.
	From opening to the 2nd reflow	Less than 8 days
	When the storage period after opening was exceeded	Please process within 8 days after baking (125 °C ± 3 °C, 24hrs + 2H/-0H) Baking can be performed up to two times.
Storage conditions	5 °C to 30 °C, 70%RH or less (the lowest possible humidity)	

[Parameters for Each Mounting Method]

IR (infrared reflow)





Manual soldering (partial heating method)

Item	Condition	
Storage period	Before opening	Within two years after manufacture.
	Between opening and mounting	Within two years after manufacture. (No need to control moisture during the storage period because of the partial heating method.)
Storage conditions	5 °C to 30 °C, 70%RH or less (the lowest possible humidity)	
Mounting conditions	Temperature at the tip of a soldering iron: 400 °C max Time: Five seconds or below per pin*	

* : Make sure that the tip of a soldering iron does not come in contact with the package body.

■ PACKAGE DIMENSIONS

 <p>28-pin plastic TSSOP</p> <p>(FPT-28P-M20)</p>	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 9.70 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm Max
	Weight	0.12 g



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>

■ CONTENTS

	page
- DESCRIPTION	1
- FEATURES	1
- APPLICATIONS	1
- PIN ASSIGNMENT	2
- PIN DESCRIPTIONS	3
- I/O PIN EQUIVALENT CIRCUIT DIAGRAM	4
- BLOCK DIAGRAM	7
- FUNCTIONAL DESCRIPTIONS	8
- ABSOLUTE MAXIMUM RATINGS	11
- RECOMMENDED OPERATION CONDITIONS	12
- ELECTRICAL CHARACTERISTICS	13
- TYPICAL CHARACTERISTICS	16
- SET UP	18
- APPLICATION NOTE	21
- EXAMPLE OF STANDARD OPERATION CHARACTERISTICS	32
- TYPICAL APPLICATION CIRCUIT	38
- LAND PATTERN	41
- USAGE PRECAUTIONS	42
- ORDERING INFORMATION	43
- EV BOARD ORDERING INFORMATION	43
- RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION	44
- MARKING FORMAT (LEAD FREE VERSION)	44
- LABELING SAMPLE (LEAD FREE VERSION)	45
- MB39C313APFTH RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL	46
- PACKAGE DIMENSIONS	47

MEMO

MEMO

MEMO

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,
Kohoku-ku Yokohama Kanagawa 222-0033, Japan
Tel: +81-45-415-5858
<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
<http://us.fujitsu.com/micro/>

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH
Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
<http://emea.fujitsu.com/semiconductor/>

Korea

FUJITSU SEMICONDUCTOR KOREA LTD.
902 Kosmo Tower Building, 1002 Daechi-Dong,
Gangnam-Gu, Seoul 135-280, Republic of Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
<http://kr.fujitsu.com/fsk/>

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel : +65-6281-0770 Fax : +65-6281-0220
<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),
Shanghai 200002, China
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605
<http://cn.fujitsu.com/fss/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,
Tsimshatsui, Kowloon, Hong Kong
Tel : +852-2377-0226 Fax : +852-2376-3269
<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department