









# **Digital Signal Processor for TV**

Package

## General Description

The NJU26040-08B is a high performance 24-bit digital signal processor. The NJU26040-08B provides SRS 3D, TruBass, FOCUS, BBE, AGC, Tone Control, and LPF/HPF. These kinds of sound functions are suitable for TV, mini-component, CD radio-cassette, speakers system and other audio products.



NJU26040V

#### FEATURES

#### - Software

• 3D sound: SRS 3D

Sound Enhancement: : SRS TruBass, SRS FOCUS

- BBE
- AGC
- Tone Control
- Master Volume / Balance control
- LPF/HPF crossover network
- WatchDog Clock Output

#### - Hardware

24bit Fixed-point Digital Signal Processing

• Maximum System Clock Frequency : 38MHz Max.

• Digital Audio Interface : 1 Input port / 2 Output ports

: I<sup>2</sup>S 24bit, Left-justified, Right-justified, BCK: 32/64fs Digital Audio Format

 Master / Slave Mode 1/2 fclk, 1/3 fclk : Master Mode MCK

ex. MCK = 384Fs(1/2) or MCK = 256Fs(1/3) at fclk=768Fs

 Power Supply : 3.3V

 Input terminal : 5V Input tolerant : SSOP32 (Pb-Free) Package

: I<sup>2</sup>C bus (standard-mode/100kbps, Fast-mode/400kbps) • Two kinds of micro computer interface

: Serial interface (4 lines: clock, enable, input data, output data)

The detail hardware specification is described in the "NJU26040 Series Hardware Data Sheet".

### Function Block Diagram




Fig. 1 NJU26040-08B Block Diagram

### ■ DSP Block Diagram




Fig. 2 NJU26040-08B Function Diagram

## ■ Pin Configuration




Fig. 3 NJU26040-08B Pin Configuration

## **■ Pin Description**

**Table 1** Pin Description

| Pin No.     | Symbol    | I/O   | Description  |
|-------------|-----------|-------|--|
| 1, 7, 8, 25 | VDD       | -     | Power Supply +3.3V   |
| 2           | SDA/SDOUT | OD    | I <sup>2</sup> C I/O / 4-Wire Serial Output  This pin requires a pull-up resistance in both I <sup>2</sup> C bus and 4-Wire serial mode. |
| 3           | SCL/SCK   | I     | I <sup>2</sup> C Clock / Serial Clock  |
| 4           | AD1/SDIN  | I     | I <sup>2</sup> C Address / Serial Input  |
| 5           | AD2/SSb   | I     | I <sup>2</sup> C Address / Serial Enable   |
| 6           | RESETb    | I     | Reset (RESETb='Low': DSP Reset)  |
| 9, 24, 32   | VSS       | -     | GND  |
| 10          | CLKOUT    | 0     | OSC Output   |
| 11          | CLK       | I     | OSC Clock Input  |
| 12, 13      | TEST      | I     | for Test (connected to VSS)  |
| 14          | SDI0      | I     | Audio Data Input 0   |
| 15          | LRI       | I     | LR Clock Input   |
| 16          | BCKI      | I     | Bit Clock Input  |
| 17          | BCKO      | 0     | Bit Clock Output   |
| 18          | LRO       | 0     | LR Clock Output  |
| 19          | SDO0      | 0     | Audio Data Output 0  |
| 20          | SDO1      | 0     | Audio Data Output 1  |
| 21          | TEST      | 0     | for Test (Not connected : OPEN)  |
| 22          | MCK       | 0     | Master Clock Output for A/D, D/A   |
| 23, 30, 31  | TEST      | l -   | for Test (connected to VSS)  |
| 26          | WDC       | I/O + | Clock for Watch Dog Timer (Open Drain Output)  |
| 27          | MUTEb     | I/O - | Master Volume level, After Reset DSP ("1": 0dB "0": Mute)  |
| 28          | PROC      | I/O - | After Reset DSP. ("1": Normal "0": Wait from Command)  |
| 29          | SEL       | I/O - | Select I <sup>2</sup> C or Serial bus ('1': Serial / '0': I <sup>2</sup> C-Bus)  |

Note: I : Input

I - : Input (Pull-down)

O : Output

OD : Bi-directional (Open Drain) This pin requires a pull-up resistance.

I/O+ : Bi-directional (with Pull-up resistance)
I/O - : Bi-directional (with Pull-down resistance)

## ■ Digital Audio Interface

The NJU26040-08B audio interface provides industry standard serial data formats of I<sup>2</sup>S, MSB-first left-justified or MSB-first right-justified. The NJU26040-08B audio interface provides one data input, SDI0 and two data outputs, SDO0, SDO1 as shown in table 2, table 3 and Fig.2. An audio interface input and output data format become the same data format.

Table 2 Serial Audio Input Pin

| Pin No. | Symbol | Description            |
|---------|--------|------------------------|
| 14      | SDI0   | Audio Data Input 0 L/R |

Table 3 Serial Audio Output Pin

| Pin No. | Symbol | Description         |     |         |
|---------|--------|---------------------|-----|---------|
| 19      | SDO0   | Audio Data Output 0 | L/R | LPF/HPF |
| 20      | SDO1   | Audio Data Output 1 | L/R |         |

#### Host Interface

The NJU26040-08B can be controlled via Serial Host Interface (SHI) using either of two serial bus formats: I<sup>2</sup>C bus or 4-Wire serial bus.(Table 4) Data transfers are in 8 bit packets (1 byte) when using either format. Serial Host Interface Pin Description.(Table 5)

Table 4 Serial Host Interface Pin Description

| Pin No. | Symbol | Setting | Host Interface       |
|---------|--------|---------|----------------------|
| 29      | SFI    | "Low"   | I <sup>2</sup> C bus |
|         | SEL    | "High"  | 4-Wire serial bus    |

Table 5 Serial Host Interface Pin Description

|         |  | •   |   |  |
|---------|--|---|---|--|
| Pin No. | Symbol (I <sup>2</sup> C bus / Serial) | I <sup>2</sup> C bus Format                           | 4-Wire Serial bus Format                  |  |
| 2       | SDA/SDOUT *                            | Serial Data Input/Output<br>(Open Drain Input/Output) | Serial Data Output<br>(Open-Drain Output) |  |
| 3       | SCL/SCK *                              | Serial Clock  | Serial Clock                              |  |
| 4       | AD1 / SDIN *                           | I <sup>2</sup> C bus address Bit1                     | Serial Data Input                         |  |
| 5       | AD2 / SSb *                            | I <sup>2</sup> C bus address Bit2                     | Serial enable                             |  |

**Note:** SDA/SDOUT pin is a bi-directional open drain.

This pin requires a pull-up resistance in both I<sup>2</sup>C bus and 4-Wire serial mode.

\* When the power supply ( $V_{DD}$ = +3.3V) is supplied to NJU26040, these pins become +5.0V Input tolerant.

#### ■ I<sup>2</sup>C bus

When the NJU26040-08B is configured for I<sup>2</sup>C bus communication during the Reset initialization sequence. I<sup>2</sup>C bus interface transfers data to the SDA pin and clocks data to the SCL pin.

AD1 and AD2 pins are used to configure the seven-bit SLAVE address of the serial host interface. (Table 6) This offers additional flexibility to a system design by four different SLAVE addresses of the NJU26040-08B. An address can be arbitrarily set up by the AD1 and AD2 pins. The I<sup>2</sup>C address of AD1/AD2 is decided by connection of AD1/AD2 pins.

| bit7 | ,            | bit6 | bit5 | bit4         | bit3   | AD2<br>bit2 | AD<br>bit  |     | R/W<br>bit0 |
|------|--------------|------|------|--------------|--------|-------------|------------|-----|-------------|
| 0    |              | 0    | 1    | 1            | 1      | 0           | 0          |     |             |
| 0    |              | 0    | 1    | 1            | 1      | 0           | 1          |     | RW          |
| 0    |              | 0    | 1    | 1            | 1      | 1           | 0          |     | IVVV        |
| 0    |              | 0    | 1    | 1            | 1      | . 1         | 1          |     |             |
|      |              |      |      |              |        |             |            |     |             |
|      | Start<br>bit |      | Sla  | ve Address ( | 7bit ) |             | R/W<br>bit | ACK |             |

Table 6 I<sup>2</sup>C bus SLAVE Address

**Note:** In case of the NJU26040-08B <u>only single-byte transmission is available</u>. The serial host interface supports "Standard-Mode (100kbps)" and "Fast-Mode (400kbps)" I<sup>2</sup>C bus data transfer.

#### ■ 4-Wire Serial Interface

SHI bus communication is full-duplex; a write byte is shifted into the SDIN pin at the same time that a read byte is shifted out of the SDOUT pin. Data transfers are MSB first and are enabled by setting the Slave Select pin Low (SSb=0). Data is clocked into SDIN on rising transitions of SCK. Data is latched at SDOUT on falling transitions of SCK except for the first byte (MSB) which is latched on the falling transitions of SSb.

SDOUT is Hi-Z in case of SSb = "High". SDOUT is Open-drain output in case of SSb = "Low". SDOUT needs a pull-up resistor when SDOUT is Hi-Z.




Fig. 4 4-Wire Serial Interface Timing

**Note:** When the data-clock is less than 8 clocks, the input data is shifted to LSB side and is sent to the DSP core at the transition of SSb="High". When the data-clock is more than 8 clocks, the last 8 bit data becomes valid. After sending LSB data, SDOUT transmits the MSB data which is received via SDIN until SSb becomes "High".

<sup>\*</sup> SLAVE address is 0 when AD1/2 is "Low". SLAVE address is 1 when AD1/2 is "High".

### Pin setting

The NJU26040-08B operates default command setting after resetting the NJU26040-08B. In addition, the NJU26040-08B restricts operation at power on by setting PROC pin and MUTEb pin (Table 7). These pins are input pin. However, these pins operate as bi-directional pins. Connect with  $V_{DDIO}$  or  $V_{SSIO}$  through  $3.3 k\Omega$  resistance.

Table 7 Pin setting

| Pin No. | Symbol | Setting | Function   |
|---------|--------|---------|--|
|         |        | "High"  | The NJU26040-08B operates default setting after reset.   |
| 28      | PROC   | "Low"   | The NJU26040-08B does not operate after reset. Sending start command is required for starting operation. |
| 27      | MUTEb  | "High"  | Master volume is set 0dB after reset.  |
|         |        | "Low"   | Master volume is set mute after reset.   |

## ■ WatchDog Clock

The NJU26040-08B outputs clock pulse through WDC (No.26) pin during normal operation. (Table 8)

| Table8                           | WatchDog Clock Output Cycle |  |  |  |
|----------------------------------|-----------------------------|--|--|--|
| WDC Output Cycle (Low/High) Time |                             |  |  |  |
| 100ms                            |                             |  |  |  |

The NJU26040-08B generates a clock pulse through the WDC terminal after resetting the NJU26040-08B. The WDC clock is useful to check the status of the NJU26040-08B operation. For example, a microcomputer monitors the WDC clock and checks the status of the NJU26040-08B. When the WDC clock pulse is lost or not normal clock cycle, the NJU26040-08B does not operate correctly. Then reset the NJU26040-08B and set up the NJU26040-08B again.

**Note:** If input and output of an audio signal stop and an audio interface stops, WDC can't output. That is because it has controlled based on the signal of an audio interface.

### ■ NJU26040-08B Command Table

Table 9 NJU26040-08B Command

| Table 3 | 110020040-00D Collinalia       |
|---------|--------------------------------|
| No.     | Command                        |
| 1       | System State                   |
| 2       | Firmware mode select           |
| 3       | SW select                      |
| 4       | Master Volume Smooth Control   |
| 5       | Master Volume Setup            |
| 6       | Master Volume Balance          |
| 7       | AGC Start Level                |
| 8       | AGC Threshold Level            |
| 9       | AGC Boost Trim                 |
| 10      | AGC Ratio                      |
| 11      | AGC Attack Time / Release Time |
| 12      | AGC Bypass Trim                |
| 13      | Tone Control Bass Gain         |
| 14      | Tone Control Treble Gain       |
| 15      | LPF order mode                 |
| 16      | LPF fc                         |
|         |                                |

| No. | Command                   |
|-----|---------------------------|
| 17  | HPF fc                    |
| 18  | L0/R0 Channel Trim        |
| 19  | L1/R1 Channel Trim        |
| 20  | SRS 3D Stereo Center Gain |
| 21  | SRS 3D Stereo Space Gain  |
| 22  | SRS TruBass Speaker Size  |
| 23  | SRS TruBass Punch Control |
| 24  | SRS TruBass Bass Control  |
| 25  | SRS FOCUS Gain            |
| 26  | BBE Contour               |
| 27  | BBE Process               |
| 28  | Version No. Request       |
| 29  | Revision No. Request      |
| 30  | Start Command             |
| 31  | No Operation              |

**Notes :** In respect to detail command information, request New Japan Radio Co., Ltd. and permission of a licenser (SRS Labs. Inc. and BBE Sound, Inc.) is required.

#### License Information

1. The "SRS 3D", "TruBass", "FOCUS" technology rights incorporated in the NJU26040-08B are owned by SRS Labs, a U.S. Corporation and licensed to New Japan Radio Co., Ltd.. Purchaser of NJU26040-08B must sign a license for use of the chip and display of the Labs trademarks. Any products incorporathing the NJU26040-08B must be send to SRS Labs for review. "SRS 3D", "TruBass", "FOCUS" are protected under US and foreign patents issued and/or pending. "SRS 3D", "TruBass", "FOCUS", SRS and symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the NJU26040-08B, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set marks to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.

For further information, please contact::

SRS Labs, Inc. 2909 Daimler Street. Santa Ana, CA 92705 USA

Tel: 949-442-1070 Fax: 949-852-1099

http://www.srslabs.com

The NJU26040-08B is manufactured by New Japan Radio Co.,Ltd. under license from BBE Sound Inc. BBE is a registered trademark of BBE Sound Inc. A license from BBE Sound Inc. must be required before the NJU26040-08B and be purchased from New Japan Radio Co.,Ltd.

BBE Sound, Inc.
5381 Production Drive
Huntington Beach, CA 92649 USA
Tel: 714-897-6766 Fax: 714-896-0736
http://www.bbesound.com

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or ornissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.